72T7285L4-4BBG Integrated Device Technology (Idt), 72T7285L4-4BBG Datasheet - Page 25

• Manufacturer Part Number: 72T7285L4-4BBG
• Description: FIFO Mem Sync Dual Depth/Width Uni-Dir 16K x 72 324-Pin BGA
• Manufacturer: Integrated Device Technology (Idt)

Specifications of 72T7285L4-4BBG

• Package: 324BGA
• Configuration: Dual
• Bus Directional: Uni-Directional
• Density: 1.125 Mb
• Organization: 16Kx72
• Data Bus Width: 72 Bit
• Timing Type: Synchronous
• Expansion Type: Depth|Width
• Typical Operating Supply Voltage: 2.5 V
• Operating Temperature: 0 to 70 °C

NOTES:
1. REN is LOW.
2. t
3. Qslowest is the data output with the slowest access time, t
4. Time, t
ECHO READ CLOCK (ERCLK)
selectable via RHSTL. The ERCLK is a free-running clock output, it will always
follow the RCLK input regardless of REN and RCS.
delay provides the user with a more effective read clock source when reading
data from the Qn outputs. This is especially helpful at high speeds when
variables within the device may cause changes in the data access times. These
variations in access time maybe caused by ambient temperature, supply
voltage, device characteristics. The ERCLK output also compensates for any
trace length delays between the Qn data outputs and receiving devices inputs.
effect on the ERCLK output produced by the FIFO device, therefore the ERCLK
output level transitions should always be at the same position in time relative to
the data outputs. Note, that ERCLK is guaranteed by design to be slower than
the slowest Qn, data output. Refer to Figure 4, Echo Read Clock and Data
Output Relationship, Figure 28, Echo Read Clock & Read Enable Operation
and Figure 29, Echo RCLK & Echo REN Operation for timing information.
Q
16,384 x 72, 32,768 x 72, 65,536 x 72, 131,072 x 72
SLOWEST
ERCLK
ERCLK
The Echo Read Clock output is provided in both HSTL and LVTTL mode,
The ERCLK output follows the RCLK input with an associated delay. This
Any variations effecting the data access time will also have a corresponding
RCLK
Figure 4. Echo Read Clock and Data Output Relationship
(3)
> t
D
is greater than zero, guaranteed by design.
A
, guaranteed by design.
t
A
t
ERCLK
t
D
t
ERCLK
A
.
5994 drw08
25
ECHO READ ENABLE (EREN)
selectable via RHSTL.
output and provides the reading device with a more effective scheme for reading
data from the Qn output port at high speeds. The EREN output is controlled by
internal logic that behaves as follows: The EREN output is active LOW for the
RCLK cycle that a new word is read out of the FIFO. That is, a rising edge of
RCLK will cause EREN to go active, LOW if both REN and RCS are active, LOW
and the FIFO is NOT empty.
SERIAL CLOCK (SCLK)
on the SCLK input is used to load serial data present on the SI input provided
that the SEN input is LOW.
DATA OUTPUTS (Q
for 36-bit wide data or (Q
The Echo Read Enable output is provided in both HSTL and LVTTL mode,
The EREN output is provided to be used in conjunction with the ERCLK
During serial loading of the programming flag offset registers, a rising edge
(Q
0
-Q
71
) are data outputs for 72-bit wide data, (Q
0
-Q
n
0
)
-Q
17
) are data outputs for 18-bit wide data.
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
0
- Q
35
) are data outputs