MCIMX515DJM8C Freescale, MCIMX515DJM8C Datasheet - Page 15

• Manufacturer Part Number: MCIMX515DJM8C
• Manufacturer: Freescale

Specifications of MCIMX515DJM8C

• Operating Temperature (min): -20C
• Operating Temperature (max): 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Lead Free Status / RoHS Status: Compliant

3.1
The NAND Flash Controller (NFC) signals are not configured in the IOMUX. The NFC interface uses
dedicated contacts on the IC.
3.2
Table 5
Only DAT0 is available when the SD/MMC is used for boot. The remaining lines (DAT1–DAT7) are not
available.
3.3
The contacts assigned to the signals used by the three I
Freescale Semiconductor
1
N/A in the ROM code indicates the pins are not available.
Signal
CD/DAT3
SDA
SCL
shows the SD/MMC IOMUX pin configuration.
Signal
DAT0
DAT1
DAT2
DAT4
DAT5
DAT6
DAT7
CMD
CLK
NAND
SD/MMC IOMUX Pin Configuration
I
2
C IOMUX Pin Configuration
i.MX51 Applications Processors for Consumer and Industrial Products, Rev. 4
SD1_DATA0.alt0
SD1_DATA3.alt0
SD1_CMD.alt0
SD1_CLK.alt0
I2C1_CLK.alt0
I2C1_DAT.alt0
eSDHC1
HSI
N/A
N/A
N/A
N/A
N/A
N/A
Table 5. SD/MMC IOMUX Pin Configuration
2
1
C
Table 6. I
2
C IOMUX Pin Configuration
SD2_DATA0.alt0
SD2_DATA3.alt0
SD2_CMD.alt0
SD2_CLK.alt0
eSDHC2
N/A
N/A
N/A
N/A
N/A
N/A
2
C modules is shown in
I2C1_CLK.alt0
I2C1_DAT.alt0
I
2
C1
NANDF_RDY_INT.alt5
NANDF_WE_B.alt2
NANDF_CS7.alt5
NANDF_RB0.alt5
eSDHC3
IOMUX Configuration for Boot Media
N/A
N/A
N/A
N/A
N/A
N/A
Table
GPIO1_3.alt2
GPIO1_2.alt2
6.
NANDF_CS2.alt5
NANDF_RB1.alt5
NANDF_CS3.alt5
NANDF_CS6.alt5
I
2
C2
eSDHC4
N/A
N/A
N/A
N/A
N/A
N/A
15