MCIMX515DJM8C Freescale, MCIMX515DJM8C Datasheet - Page 97

no-image

MCIMX515DJM8C

Manufacturer Part Number
MCIMX515DJM8C
Description
Manufacturer
Freescale
Datasheet

Specifications of MCIMX515DJM8C

Operating Temperature (min)
-20C
Operating Temperature (max)
85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX515DJM8C
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MCIMX515DJM8C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX515DJM8C
Manufacturer:
FREESCALE/PBF
Quantity:
1
Part Number:
MCIMX515DJM8C
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCIMX515DJM8C
0
Company:
Part Number:
MCIMX515DJM8C
Quantity:
420
Company:
Part Number:
MCIMX515DJM8C
Quantity:
6 655
Company:
Part Number:
MCIMX515DJM8C
Quantity:
420
Company:
Part Number:
MCIMX515DJM8C
Quantity:
400
Part Number:
MCIMX515DJM8CR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
1
2
3
4.7.8.7
4.7.8.7.1
The IPU has four signal generator machines for asynchronous signal. Each machine generates IPU’s
internal control levels (0 or 1) by UP and DOWN are defined in Registers. Each asynchronous pin has a
dynamic connection with one of the signal generators. This connection is redefined again with a new
display access (pixel/component) The IPU can generate control signals according to system 80/68
requirements. The burst length is received as a result from predefined behavior of the internal signal
generator machines.
The access to a display is realized by the following:
Both system 80 and system 68k interfaces are supported for all described modes as depicted in
Figure
signals.
Each asynchronous access is defined by an access size parameter. This parameter can be different between
different kinds of accesses. This parameter defines a length of windows, when suitable controls of the
current access are valid. A pause between two different display accesses can be guaranteed by programing
of suitable access sizes. There are no minimal/maximal hold/setup time hard defined by DI. Each control
signal can be switched at any time during access size.
Freescale Semiconductor
Chroma/Luma Gain Inequality
Chroma/Luma Delay Inequality
VIDEO PERFORMANCE IN HD MODE
Luma Frequency Response
Chroma Frequency Response
Luma Nonlinearity
Chroma Nonlinearity
Luma Signal-to-Noise Ratio
Chroma Signal-to-Noise Ratio
Guaranteed by design
Guaranteed by characterization
R
set
= VREFOUT's external resistor to ground = 1.05 kΩ
58,
CS (IPP_CS) chip select
WR (IPP_PIN_11) write strobe
RD (IPP_PIN_12) read strobe
RS (IPP_PIN_13) Register select (A0)
Figure
Asynchronous Interfaces
Standard Parallel Interfaces
i.MX51 Applications Processors for Consumer and Industrial Products, Rev. 4
59, and
Table 82. TV Encoder Video Performance Specifications (continued)
Figure
60. The timing images correspond to active-low IPP_CS, WR and RD
2
YCbCr 422 mode
0-15 MHz,
0-30 MHz
0-30 MHz
0-15 MHz
–0.2
–0.2
1.0
1.0
3.2
3.4
62
72
Electrical Characteristics
0.2
0.2
±%
±ns
dB
dB
%
%
dB
dB
Figure
57,
97

Related parts for MCIMX515DJM8C