MCIMX515DJM8C Freescale, MCIMX515DJM8C Datasheet - Page 80

no-image

MCIMX515DJM8C

Manufacturer Part Number
MCIMX515DJM8C
Description
Manufacturer
Freescale
Datasheet

Specifications of MCIMX515DJM8C

Operating Temperature (min)
-20C
Operating Temperature (max)
85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX515DJM8C
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MCIMX515DJM8C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX515DJM8C
Manufacturer:
FREESCALE/PBF
Quantity:
1
Part Number:
MCIMX515DJM8C
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCIMX515DJM8C
0
Company:
Part Number:
MCIMX515DJM8C
Quantity:
420
Company:
Part Number:
MCIMX515DJM8C
Quantity:
6 655
Company:
Part Number:
MCIMX515DJM8C
Quantity:
420
Company:
Part Number:
MCIMX515DJM8C
Quantity:
400
Part Number:
MCIMX515DJM8CR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Electrical Characteristics
4.7.6.1
Figure 46
characteristics.
80
1
2
3
If such a device does stretch the LOW period of the SCLH signal, it must output the next data bit to the SDAH line max_rise_time
4
IC10
IC12
IC11
A device must internally provide a hold time of at least 300 ns for SDAH signal in order to bridge the undefined region of the
falling edge of SCLH.
The maximum hold time has only to be met if the device does not stretch the LOW period (ID no IC6) of the SCLH signal
A Fast-mode I
of 250 ns must then be met. This automatically is the case if the device does not stretch the LOW period of the SCLH signal.
(ID No IC10) + data_setup_time (ID No IC8) = 1000 + 250 = 1250 ns (according to the Standard-mode I
before the SCLH line is released.
C
IC1
IC2
IC3
IC4
IC5
IC6
IC7
IC8
IC9
SDAH
SCLH
ID
b
= total capacitance of one bus line in pF.
SCLH cycle time
Hold time (repeated) START condition
Set-up time for STOP condition
Data hold time
HIGH Period of SCLH Clock
LOW Period of the SCLH Clock
Set-up time for a repeated START condition
Data set-up time
Bus free time between a STOP and START condition
Rise time of both SDAH and SCLH signals
Fall time of both SDAH and SCLH signals
Capacitive load for each bus line (C
depicts the standard and fast mode timings of HS-I
IC2
Standard and Fast Mode Timing Parameters
2
START
C-bus device can be used in a Standard-mode I
i.MX51 Applications Processors for Consumer and Industrial Products, Rev. 4
Table 75. HS-I
IC10
IC6
Figure 46. HS-I
Parameter
IC8
IC1
IC10
2
IC5
C Timing Parameters—Standard and Fast Mode
IC4
b
)
2
C Standard and Fast Mode Bus Timing
IC11
IC11
2
C-bus system, but the requirement of Set-up time (ID No IC8)
Min
250
Standard Mode
4.0
4.0
4.0
4.7
4.7
4.7
10
0
IC7
1
2
C module, and
START
3.45
1000
Max
300
100
2
20+0.1C
20+0.1C
Table 75
IC3
100
Min
2.5
0.6
0.6
0.6
1.3
0.6
1.3
0
STOP
1
Fast Mode
3
Freescale Semiconductor
b
b
4
4
lists the timing
2
C-bus specification)
IC9
Max
0.9
300
300
100
2
START
Unit
pF
µ
µ
µ
µ
µ
µ
µ
ns
µ
ns
ns
s
s
s
s
s
s
s
s

Related parts for MCIMX515DJM8C