AD9515BCPZ Analog Devices Inc, AD9515BCPZ Datasheet - Page 17

IC CLOCK DIST 2OUT PLL 32LFCSP

AD9515BCPZ

Manufacturer Part Number
AD9515BCPZ
Description
IC CLOCK DIST 2OUT PLL 32LFCSP
Manufacturer
Analog Devices Inc
Type
Fanout Buffer (Distribution), Dividerr
Datasheet

Specifications of AD9515BCPZ

Design Resources
Low Jitter Sampling Clock Generator for High Performance ADCs Using AD9958/9858 and AD9515 (CN0109)
Number Of Circuits
1
Ratio - Input:output
1:2
Differential - Input:output
Yes/Yes
Input
Differential
Output
CMOS, LVDS, LVPECL
Frequency - Max
1.6GHz
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
32-LFCSP
Frequency-max
1.6GHz
No. Of Multipliers / Dividers
2
No. Of Amplifiers
3
Supply Voltage Range
3.135V To 3.465V
Slew Rate
1V/ns
Operating Temperature Range
-40°C To +85°C
Digital Ic Case Style
LFCSP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AD9515/PCBZ - BOARD EVAL CLOCK 2CH AD9515
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9515BCPZ
Manufacturer:
ADI
Quantity:
142
Part Number:
AD9515BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD9515BCPZ
Quantity:
400
Company:
Part Number:
AD9515BCPZ-REEL7
Quantity:
590
–110
–120
–130
–140
–150
–160
–170
–100
–110
–120
–130
–140
–150
–160
–170
–100
–110
–120
–130
–140
–150
–160
–170
–80
–90
Figure 17. Additive Phase Noise—LVPECL, Divide = 1, 245.76 MHz
Figure 19. Additive Phase Noise—CMOS, Divide = 1, 245.76 MHz
Figure 18. Additive Phase Noise—LVDS, Divide = 1, 245.76 MHz
10
10
10
100
100
100
1k
1k
1k
OFFSET (Hz)
OFFSET (Hz)
OFFSET (Hz)
10k
10k
10k
100k
100k
100k
1M
1M
1M
10M
10M
10M
Rev. 0 | Page 17 of 28
–110
–120
–130
–140
–150
–160
–170
–100
–110
–120
–130
–140
–150
–160
–170
–100
–110
–120
–130
–140
–150
–160
–170
–80
–90
Figure 20. Additive Phase Noise—LVPECL, Divide = 1, 622.08 MHz
Figure 21. Additive Phase Noise—LVDS, Divide = 2, 122.88 MHz
Figure 22. Additive Phase Noise—CMOS, Divide = 4, 61.44 MHz
10
10
10
100
100
100
1k
1k
1k
OFFSET (Hz)
OFFSET (Hz)
OFFSET (Hz)
10k
10k
10k
100k
100k
100k
1M
1M
1M
AD9515
10M
10M
10M

Related parts for AD9515BCPZ