AM79C961AVIW AMD (ADVANCED MICRO DEVICES), AM79C961AVIW Datasheet - Page 119

• Manufacturer Part Number: AM79C961AVIW
• Manufacturer: AMD (ADVANCED MICRO DEVICES)

Specifications of AM79C961AVIW

• Operating Supply Voltage (typ): 5V
• Operating Supply Voltage (min): 4.75V
• Operating Supply Voltage (max): 5.25V
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 144
• Lead Free Status / Rohs Status: Not Compliant

4
3
2
1
0
ISACSR7: LED3 Status
Bit
15
14-10
9
8
RVPOL E
LEDOUT
FDLSE
XMT E
RCV E
COL E
JAB E
Name
RES
MP
of only receive packets that
match internal address match.
Enable Transmit Status Signal.
Indicates PCnet-ISA II controller
transmit activity.
0 disables the signal, 1 enables
the signal.
Enable Receive Polarity Signal.
Enables LED pin assertion when
receive polarity is correct on the
10BASE-T port. Clearing the bit
indicates this function is to be
ignored.
Enable Receive Status Signal.
Indicates receive activity on the
network.
0 disables the signal, 1 enables
the signal.
Enable Jabber Signal. Indicates
the PCnet-ISA II controller is jab-
bering on the network.
0 disables the signal, 1 enables
the signal.
Enable Collision Signal. Indi-
cates collision activity on the
network.
0 disables the signal, 1 enables
the signal.
ISACSR7 controls the function(s)
that the LED3 pin displays. Multi-
ple functions can be simulta-
neously enabled on this LED pin.
The LED display will indicate the
logical OR of the enabled func-
tions.
Transmit Status (XMT) with pulse
stretcher enabled (PSE = 1) and
is fully programmable.
Indicates
stretched) state of the func-
tion(s) generated. Read only.
Reserved locations. Read and
written as zero.
Magic Packet LED Enable.
When set, the LED output will be
asserted to indicate that a Magic
Packet has been received.
Full Duplex Link Status Enable.
Indicates the Full Duplex Link
Test Status. When this bit is set,
a value of ONE is passed to the
LEDOUT signal when the PC-
ISACSR7
Description
the
current
defaults
(non-
Am79C961A
to
7
6
5
4
3
2
1
RCVADDM
RVPOL E
XMT E
RCV E
JAB E
RES
PSE
net-ISA II is functioning in a link
pass state with Full Duplex capa-
bility. When the PCnet-ISA II is
not functioning in a link pass state
with Full Duplex capability, a val-
ue of ZERO is passed to the
LEDOUT signal.
When the 10BASE-T port is
active, a value of ONE is passed
to the LEDOUT signal whenever
the Link Test Function (described
in the T-MAU section) detects a
Link Pass state and the FDEN
(ISACSR9, bit 0) bit is set. When
the AUI port is active, a value of
ONE is passed to the LEDOUT
signal whenever Full Duplex oper-
ation on the AUI port is enabled
(both FDEN and AUIFD bits in
ISACSR9 are set to ONE). When
the GPSI port is active, a value of
ONE is passed to the LEDOUT
signal whenever Full Duplex oper-
ation on the GPSI port is enabled
(FDEN bit in ISACSR9 is set to
ONE).
Pulse Stretcher Enable. Extends
the LED illumination for each
enabled function occurrence.
0 is disabled, 1 is enabled.
Reserved locations. Read and
written as zero.
Receive Address Match. This bit
when set allows for LED control
of only receive packets that
match internal address match.
Enable Transmit Status Signal.
Indicates PCnet-ISA II controller
transmit activity.
0 disables the signal, 1 enables
the signal.
Enable Receive Polarity Signal.
Enables LED pin assertion when
receive polarity is correct on the
10BASE-T port. Clearing the bit
indicates this function is to be
ignored.
Enable Receive Status Signal.
Indicates receive activity on the
network.
0 disables the signal, 1 enables
the signal.
Enable Jabber Signal. Indicates
the PCnet-ISA II controller is jab-
bering on the network.
0 disables the signal, 1 enables
the signal.
119