IXB28504XGBEFS Intel, IXB28504XGBEFS Datasheet - Page 212
![no-image](/images/manufacturer_photos/0/3/336/intel_sml.jpg)
IXB28504XGBEFS
Manufacturer Part Number
IXB28504XGBEFS
Description
Manufacturer
Intel
Datasheet
1.IXB28504XGBEFS.pdf
(301 pages)
Specifications of IXB28504XGBEFS
Lead Free Status / Rohs Status
Compliant
- Current page: 212 of 301
- Download datasheet (5Mb)
A.2.74
A.2.75
Intel NetStructure
TPS
212
®
Parameters
Example
post ueng -d 1 -a
post xscale
Perform XScale core verification tests. The scratchpad memory and IRQ interrupt are
tested.
Syntax
post xscale -h | -a | -s -p -i
Parameters
Example
post xscale -s
register 8read
Read 8-bit wide data from memory, SFR or the slow port space of the IXP2850 network
processor.
Syntax
register 8read -b <address>
Parameters
• -c - Run microengine context test
• -m - Run microengine msf register test
• -r - Run microengine register test
• -t - Run timers and counters test
• -s - Run microengine control store test
• -d <microengine number> - The microengine ID to be tested. The range is:
• -a - Run all pre-defined microengine tests
• -h - Display help screen
• -h - Display help screen
• -a - Run all pre-defined XScale core tests
• -s - Run XScale core, scratch ring test
• -p - Run XScale core, scratch pattern test
• -i - Run XScale core interrupt test
• - b <address> - Memory, SFR or slow port address.
IXB2850 Packet Processing Boards
— 0 to 3
— 16 to 19
— 99 (for all microengine tests)
IXB2850—Boot Monitor Console Commands
Document Number: 05-2443-006
January 2007