EP2AGX45DF29I5N Altera, EP2AGX45DF29I5N Datasheet - Page 423
EP2AGX45DF29I5N
Manufacturer Part Number
EP2AGX45DF29I5N
Description
IC ARRIA II GX FPGA 45K 780FBGA
Manufacturer
Altera
Series
Arria II GXr
Datasheets
1.EP2AGX45CU17C6N.pdf
(96 pages)
2.EP2AGX45CU17C6N.pdf
(14 pages)
3.EP2AGX45CU17C6N.pdf
(692 pages)
4.EP2AGX45CU17C6N.pdf
(10 pages)
5.EP2AGX45CU17C6N.pdf
(88 pages)
6.EP2AGX45DF29I5N.pdf
(306 pages)
Specifications of EP2AGX45DF29I5N
Number Of Logic Elements/cells
42959
Number Of Labs/clbs
1805
Total Ram Bits
3435
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
45125
# I/os (max)
364
Frequency (max)
500MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
45125
Ram Bits
3565158.4
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
201
Company:
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
853
- EP2AGX45CU17C6N PDF datasheet
- EP2AGX45CU17C6N PDF datasheet #2
- EP2AGX45CU17C6N PDF datasheet #3
- EP2AGX45CU17C6N PDF datasheet #4
- EP2AGX45CU17C6N PDF datasheet #5
- EP2AGX45DF29I5N PDF datasheet #6
- Current page: 423 of 692
- Download datasheet (22Mb)
Chapter 1: Transceiver Architecture in Arria II Devices
Receiver Channel Datapath
December 2010 Altera Corporation
In some Basic double-width configurations with 16-bit PMA-PCS interface, you can
configure the word aligner in bit-slip mode by selecting the Use manual bit slipping
mode option in the ALTGX MegaWizard Plug-In Manager.
The word aligner operation for Basic double-width with 16-bit PMA-PCS interface is
similar to the word aligner operation in Basic single-width mode with 8-bit PMA-PCS
interface. The only difference is that the bit-slip word aligner in 16-bit PMA-PCS
interface modes allows 8-bit and 16-bit word alignment patterns, whereas the bit-slip
word aligner in 8-bit PMA-PCS interface modes allows only a 16-bit word alignment
pattern.
A 20-bit PMA-PCS interface is supported only in Basic double-width mode.
Table 1–11
20-bit PMA-PCS interface.
Table 1–11. Word Aligner in 20-Bit PMA-PCS Interface Modes for Arria II Devices
The word aligner operation in Basic double-width mode with 20-bit PMA-PCS
interface is similar to the word aligner operation in Basic double-width mode with a
16-bit PMA-PCS interface. The only difference is that the manual alignment mode
word aligner in 20-bit PMA-PCS interface modes allows 7-, 10-, and 20-bit word
alignment patterns, whereas the manual alignment mode word aligner in 16-bit
PMA-PCS interface modes allows only 8-, 16-, and 32-bit word alignment patterns.
In some Basic single-width configurations with a 20-bit PMA-PCS interface, you can
configure the word aligner in bit-slip mode by selecting the Use manual bit slipping
mode option in the ALTGX MegaWizard Plug-In Manager.
The word aligner operation for Basic double-width with 20-bit PMA-PCS interface is
similar to the word aligner operation in Basic single-width mode with an 8-bit
PMA-PCS interface. The difference is that the bit-slip word aligner in 20-bit PMA-PCS
interface modes allows only 7-, 10-, and 20-bit word alignment patterns, whereas the
bit-slip word aligner in 8-bit PMA-PCS interface modes allows only a 16-bit word
alignment pattern.
Basic double-width
Functional Mode
Bit-Slip Mode Word Aligner with 16-Bit PMA-PCS Interface Modes
Word Aligner in Double-Width Mode with 20-Bit PMA-PCS Interface Modes
Manual Alignment Mode Word Aligner with 20-Bit PMA-PCS Interface Modes
Bit-Slip Mode Word Aligner with 20-Bit PMA-PCS Interface Modes
shows the word aligner configurations allowed in functional modes with a
Manual alignment, Bit-slip
Allowed Word Aligner
Configurations
Arria II Device Handbook Volume 2: Transceivers
Allowed Word Alignment
7 bits, 10 bits, 20 bits
Pattern Length
1–37
Related parts for EP2AGX45DF29I5N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: