EP2AGX45DF29I5N Altera, EP2AGX45DF29I5N Datasheet - Page 568

no-image

EP2AGX45DF29I5N

Manufacturer Part Number
EP2AGX45DF29I5N
Description
IC ARRIA II GX FPGA 45K 780FBGA
Manufacturer
Altera
Series
Arria II GXr

Specifications of EP2AGX45DF29I5N

Number Of Logic Elements/cells
42959
Number Of Labs/clbs
1805
Total Ram Bits
3435
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
45125
# I/os (max)
364
Frequency (max)
500MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
45125
Ram Bits
3565158.4
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
201
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
853
Part Number:
EP2AGX45DF29I5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
0
Part Number:
EP2AGX45DF29I5N
0
3–10
Combining Channels Configured in Protocol Functional Modes
Arria II Device Handbook Volume 2: Transceivers
Basic ×4 Mode
Figure 3–3
Figure 3–3. ALTGX Transceiver Channel Instances before and after Compilation for Example 3
The following sections describe combining channels that are configured in protocol
functional modes.
The ALTGX MegaWizard Plug-In Manager provides a Basic mode with a ×4 option in
the Which sub-protocol will you be using? option on the General screen. If you
select this option, all the transmitter channels within the transceiver block receive the
high-speed serial and low-speed parallel clock from the CMU0 clock divider block
(present in the CMU0 channel). Each receiver channel within the transceiver block is
clocked independently by the recovered clock from its receiver CDR.
Inst 0
Inst 1
Inst 2
Inst 3
Effective Data Rate: 3.125 Gbps
shows the transceiver channel instances before and after compilation.
Effective Data Rate: 1.25 Gbps
Before Compilation
Example 3
ALTGX
ALTGX
ALTGX
ALTGX
Base Data Rate:
Base Data Rate:
Base Data Rate:
Base Data Rate:
3.125 Gbps
CMU PLL
1.25 Gbps
2.5 Gbps
CMU PLL
RX CDR
RX CDR
2 Gbps
Chapter 3: Configuring Multiple Protocols and Data Rates in Arria II Devices
Combining Channels Configured in Protocol Functional Modes
Inst 2
Effective Data Rate: 1.25 Gbps
Inst 3
Effective Data Rate: 2 Gbps
Inst 0
Effective Data Rate: 3.25 Gbps
Inst 1
Effective Data Rate: 2.5 Gbps
Transceiver Channel1
Transceiver Channel0
TX Loc Div: /1
TX Loc Div: /1
Transceiver Block
After Compilation
December 2010 Altera Corporation
Example 3
TX Channel
RX Channel
Base Data Rate:
Base Data Rate:
RX Channel
TX Channel
3.125 Gbps
1.25 Gbps
CMU PLL
CMU PLL

Related parts for EP2AGX45DF29I5N