EZ80L92AZ020SC00TR Zilog, EZ80L92AZ020SC00TR Datasheet - Page 150

IC EZ80 MPU 100LQFP

EZ80L92AZ020SC00TR

Manufacturer Part Number
EZ80L92AZ020SC00TR
Description
IC EZ80 MPU 100LQFP
Manufacturer
Zilog
Datasheet

Specifications of EZ80L92AZ020SC00TR

Processor Type
eZ80
Features
High Speed, Single-Cycle Instruction-Fetch
Speed
20MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
EZ80L92AZ020SC00T

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EZ80L92AZ020SC00TR
Manufacturer:
Zilog
Quantity:
10 000
PS013014-0107
Operating Modes
Clock Synchronization for Handshake
The Clock synchronizing mechanism can function as a handshake, enabling receivers to
cope with fast data transfers, on either a byte or bit level. The byte level allows a device to
receive a byte of data at a fast rate, but allows the device more time to store the received
byte or to prepare another byte for transmission. Slaves hold the SCL line Low after recep-
tion and acknowledge the byte, forcing the master into a wait state until the slave is ready
for the next byte transfer in a handshake procedure.
Master Transmit
In MASTER TRANSMIT mode, the I
Enter MASTER TRANSMIT mode by setting the STA bit in the I2C_CTL register to 1.
The I
When a START condition is transmitted, the IFLG bit is 1 and the status code in the
I2C_SR register is
loaded with either a 7-bit slave address or the first part of a 10-bit slave address, with the
lsb cleared to 0 to specify TRANSMIT mode. The IFLG bit should now be cleared to 0 to
prompt the transfer to continue.
After the 7-bit slave address (or the first part of a 10-bit address) plus the Write bit are
transmitted, the IFLG is set again. A number of status codes are possible in the I2C_SR
register. See
A repeated START condition and a data bit.
A STOP condition and a data bit.
A repeated START condition and a STOP condition.
2
C then tests the I
Table
75.
08h
2
. Before this interrupt is serviced, the I2C_DR register must be
C bus and transmits a START condition when the bus is free.
2
C transmits a number of bytes to a slave receiver.
Product Specification
I
2
C Serial I/O Interface
144

Related parts for EZ80L92AZ020SC00TR