MC68360VR25VL Freescale Semiconductor, MC68360VR25VL Datasheet - Page 559
MC68360VR25VL
Manufacturer Part Number
MC68360VR25VL
Description
IC MPU QUICC 25MHZ 357-PBGA
Manufacturer
Freescale Semiconductor
Datasheets
1.MC68EN360VR25L.pdf
(14 pages)
2.MC68EN360VR25L.pdf
(2 pages)
3.MC68360AI25L.pdf
(962 pages)
Specifications of MC68360VR25VL
Processor Type
M683xx 32-Bit
Speed
25MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
357-PBGA
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
25MHz
Instruction Set Architecture
RISC
Operating Supply Voltage (max)
3.3V
Operating Supply Voltage (min)
2.7V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
357
Package Type
BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68360VR25VL
Manufacturer:
Exar
Quantity:
160
Company:
Part Number:
MC68360VR25VL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68360VR25VLR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
- Current page: 559 of 962
- Download datasheet (4Mb)
7.10.22 RAM Microcodes
Additional protocols may be added in the future through the use of RAM microcodes. See
Appendix C RISC Microcode from RAM for more information.
7.10.23 Ethernet Controller
The Ethernet/IEEE 802.3 protocol is a widely used LAN that is based on the carrier sense
multiple access/collision detect (CSMA/CD) approach. Ethernet and IEEE 802.3 frames are
very similar and can co-exist on the same LAN. The two protocols are referred to synony-
mously as "Ethernet" in this manual unless specifically noted. Ethernet/IEEE 802.3 frames
are based on the frame structure shown in Figure 7-65.
The frame begins with a 7-byte preamble of alternating ones and zeros. Since the frame is
Manchester encoded, the preamble gives receiving stations a known pattern on which to
lock. The start frame delimiter, which signifies the beginning of the frame, follows the pre-
amble. The 48-bit destination address is next, followed by the 48-bit source address. Origi-
nal versions of the IEEE 802.3 specification allowed 16-bit addressing; however, this
addressing has never been significantly used in the industry.
The next field is the type field in Ethernet and the length field in IEEE 802.3. The type field
is used to signify the protocol used in the rest of the frame (e.g., TCP/IP). The length field is
used to specify the length of the data portion of the frame. For Ethernet and IEEE 802.3
frames to co-exist on the same LAN, the length field of the frame must always be unique
from any type fields used in Ethernet. This has limited the length of the data portion of the
frame to 1500 bytes, and therefore the total frame length to 1518 bytes.
The final 4 bytes of the frame are the FCS. This is the standard 32-bit CCITT-CRC polyno-
mial used in many other protocols.
When a station wishes to transmit, it checks for activity on the LAN. When the LAN becomes
silent for a specified period, the station begins transmission. During transmission, the station
continually checks for collision on the LAN. If a collision is detected, the station forces a jam
of all ones on its frame and ceases transmission. Collisions usually occur close to the begin-
ning of a frame. The station then waits a random period of time (backoff) before attempting
to transmit again. Once the backoff is complete, the station waits for silence on the LAN and
NOTE: The LSB of each octet is transmitted first.
PREAMBLE
7 BYTES
a busy (out-of-buffers) condition since only one Rx BD was pre-
pared.
DELIMITER
1 BYTE
FRAME
START
Figure 7-65. Ethernet/802.3 Frame Format;
Freescale Semiconductor, Inc.
For More Information On This Product,
6 BYTES
ADDR.
DEST.
MC68360 USER’S MANUAL
Go to: www.freescale.com
SOURCE
6 BYTES
ADDR.
2 BYTES
LENGTH
TYPE/
FRAME LENGTH IS 64–1518 BYTES
Serial Communication Controllers (SCCs)
46–1500 BYTES
DATA
SEQUENCE
4 BYTES
CHECK
FRAME
Related parts for MC68360VR25VL
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
MC68360 MC68360 Multiple Ethernet Channels on the QUICC
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Implementing an 8 bit Eprom for an MC68EC040-MC68360 System
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the MC68060 to the MC68360
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 MC68360 RAM Microcode Package Option Overview
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 MC68360 CPM-CPU Interaction
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing SDRAM to the MC68360 QUICC Device
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the QUICC to a MCM516400 (4Mx4 10-12 column-row) DRAM
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the 68360 (QUICC) to T1-E1 Systems
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Multiple QUICC Design Concept
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet: