PSB2163T-V31TR Infineon Technologies, PSB2163T-V31TR Datasheet
PSB2163T-V31TR
Specifications of PSB2163T-V31TR
PSB2163T-V31TR
Related parts for PSB2163T-V31TR
PSB2163T-V31TR Summary of contents
Page 1
ICs for Communications Audio Ringing Codec Filter Featuring Speakerphone Function ® ARCOFI -SP PSB 2163 User’s Manual ...
Page 2
ICs for Communications Audio Ringing Codec Filter Featuring Speakerphone Function ARCOFI -SP ® PSB 2163 User’s Manual 06.95 ...
Page 3
PSB 2163 Revision History: Previous Version: Page 108 108 110 111 112 Data Classification Maximum Ratings Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit. Characteristics The listed characteristics are ...
Page 4
Contents Introduction ...
Page 5
Contents Contents (cont’d) 2.3 ARCOFI Digital Interface (ADI ...
Page 6
Introduction The PSB 2163 ARCOFI ® Codec, Filter processor solution for a digital telephone. It fulfills all the necessary requirements for the completion of a low-cost digital telephone. Please note: Throughout this whole document “ARCOFI PSB 2163. The ARCOFI performs ...
Page 7
Comparison between PSB 2163 and PSB 2165 Table of main differences: PSB 2163 1- BICMOS technology P-DSO-28 Non-TE IOM-2 interface Serial Control/Data Interface One receive channel Digital high-pass in receive direction AGC in receive direction Sidetone gain stage GZ with ...
Page 8
Table of Symbols AD Address of the ARCOFI (IOM-2 mode) A/D Analog to Digital converter ADI ARCOFI Digital Interface AFE Analog Front End AGCX Automatic Gain Control Transmit AGCR Automatic Gain Control Receive AHO Handset Output Amplifier AIMX Analog Input ...
Page 9
Table of Symbols (cont’d) DLS Digital Loop via Signal processor (TFCR) DLSN Disable pin LSN (XCR) DLSP Disable pin LSP (XCR) DLTF Digital Loop & Test Function bits (TFCR) DR Data Receive pin (serial data interface) DRAM Data RAM DSP ...
Page 10
Table of Symbols (cont’d) LAW A-Law/ -Law bit (GCR) LIN Linear data mode (VDM; DFICR) LS Loudspeaker LSC Loudspeaker Control bits (ARCR) LSN Loudspeaker output – pin LSP Loudspeaker output + pin MCLK Master Clock pin (synchronized system clock) MCLKR ...
Page 11
Table of Symbols (cont’d) SQTR Square/Trapezoid mode bit (TGCR) S/T Square/Trapezoid Generator TE Terminal Equipment TG Tone Generator bit (TGCR) TR Three party conferencing (VDM; DFICR) TRL Tone Ringing via Loudspeaker (TGSR) TRR Tone Ringing Receive bit (TGSR) TRX Tone ...
Page 12
Audio Ringing Codec Filter Featuring Speakerphone Function (ARCOFI -SP) ® Preliminary Data 1 Features Applications in digital terminal equipment featuring voice functions Digital signal processing performs all CODEC functions Fully compatible to the G. 714 CCITT and ETSI (NET33) specification ...
Page 13
Pin Configurations (top view) P-DSO-28 P-LCC-28-R Semiconductor Group P-DIP-28 14 Features ...
Page 14
Pin Definitions and Functions Pin No. Symbol Input (I) P-DSO Output (O) P-LCC Open Drain (OD) P-DIP V 21 — — DDP V 1 — SSD 20 V — SSA 15 V — SSP 23 MODE ...
Page 15
Pin Definitions and Functions (cont’d) Pin No. Symbol Input (I) P-DSO Output (O) P-LCC Open Drain (OD) P-DIP 7 DU OD SCLK SDR I 5 ...
Page 16
Pin Definitions and Functions (cont’d) Pin No. Symbol Input (I) P-DSO Output (O) P-LCC Open Drain (OD) P-DIP 11 MIP2 I 10 MIN2 I 12 MI3 I 14 LSP O 16 LSN O 17 HOP O 18 HON O ...
Page 17
Logic Symbol Figure 1 Logic Symbol of the ARCOFI Semiconductor Group ® 18 Features ...
Page 18
Functional Block Diagram Figure 2 Block Diagram of the ARCOFI Semiconductor Group ® 19 Features ...
Page 19
System Integration The complete family of ICs for digital terminals offered by Siemens simplifies the development of these devices and gives a cost-effective solution to the design engineer. The architecture of these terminals is based on a modular interface ...
Page 20
ISDN-Voice Terminal Figure 4 shows a typical solution for a voice terminal for S interface. The ARCOFI offers the functions of CODEC, filtering and speakerphone. It also carries out the functions of tone ringing, DTMF, and A/D- and D/A-conversions. ...
Page 21
Figure 4 Basic ISDN S-Voice Terminal Semiconductor Group 22 Features ...
Page 22
ICC and IBC can be replaced by the ISAC Figure 5 Basic ISDN U-Voice Terminal Semiconductor Group ® PSB 2196 23 Features ...
Page 23
Terminal Adapter a, b for Analog Telephones Figure 6 shows how to implement a terminal adapter (a, b) connecting analog telephones to the ISDN-world. A SLIC can be connected to the ARCOFI. The tip and ring information is transmitted ...
Page 24
The Dual Port RAM is used for data transfer between the terminal processor and the PC. The card is powered by the PC, and thus no power controller is necessary. Figure 7 PC-Card as an ISDN-Voice/Data Terminal 1.4.4 Multifunctional ISDN-Terminal ...
Page 25
Figure 8 Multifunctional ISDN-Terminal Semiconductor Group 26 Features ...
Page 26
Digital Voice Terminal The Serial Control Interface allows the ARCOFI to be programmed directly from a serial port of a microcontroller. The voice data may be transmitted via the IOM-2 interface PCM-interface provided from other transceiver ...
Page 27
Figure 10 PABX-Voice Terminal in Non-IOM Semiconductor Group -2 Architecture ® 28 Features ...
Page 28
IOM ® -2 Line Card Application Some applications require the ARCOFI to connect directly to the IOM-2 interface of a line card. The lOM-channel is selected via pin-strapping. The ARCOFI is programmed via the MONITOR channel of the selected ...
Page 29
Primary Rate Application The ARCOFI is designed to be connected time-slot PCM-interface used e.g. on primary rate equipment. The PCM-data is transmitted via the serial data interface while programming of the ARCOFI is done ...
Page 30
Group 3 Fax / Modem Adapter The ARCOFI can be connected to a standard fax or modem chip set designed for analog networks. The ARCOFI converts the analog signal to PCM-data which are transmitted over the digital network. Figure ...
Page 31
Functional Description The ARCOFI bridges the gap between the audio world of microphones, earphones, loudspeakers and the PCM-digital world by providing a full PCM-CODEC with all the necessary transmit and receive filters. A block diagram of the ARCOFI is ...
Page 32
Analog Front End (AFE) Description The Analog Front End section of the ARCOFI is the interface between the analog transducers and the digital signal processor. In the transmit direction, the AFE-function is to amplify the transducer input signals (microphones) ...
Page 33
Description of the Analog I/O Two differential inputs (MIP1/MIN1 and MIP2/MIN2) and one single-ended input (Ml3) are connected to the amplifier AMI via an analog input multiplexer. The programmable amplifier AMI provides a coarse gain adjustment range. Fine gain ...
Page 34
Receive Direction Parameter Receive LSP/LSN Output level symmetrical in a 50- load ALS = 2.5 dB LSP/LSN Output level symmetrical in a 50- load ALS = – 21.5 dB HOP/HON Output level symmetrical in a 200- load AHO = 2.5 ...
Page 35
Interface to Acoustic Transducers Note: ESD and EMV requirements are not included. Figure 16 Example to Connect the AFE to Acoustic Transducers Semiconductor Group Functional Description 34 ...
Page 36
ARCOFI ® Signal Processor (ASP) Description The ARCOFI signal processor (ASP) has been conceived to perform all CCITT and ETSI (NET33) recommended filtering in transmit and receive paths and is therefore fully compatible to the G.714 CCITT and ETSI ...
Page 37
Figure 17 Processor Signal Flow Graph Semiconductor Group Functional Description 36 ...
Page 38
Transmit Signal Processing In the transmit direction a series of decimation filters reduces the sampling rate down to the 8-kHz PCM-rate. These filters attenuate the out-of-band noise by limiting the transmit signal to the voice band. The decimation stages ...
Page 39
Respectively two bytes are coded in the CRAM to set GZ to the desired value. On reset, the GZ-gain stage is disabled (– A high-pass filter (HPR) is also provided to remove ...
Page 40
Programmable Coefficients This section gives a short overview of important programmable coefficients. For more detailed information and about special applications, a special coefficient software package is available (ARCOS-SP PLUS SIPO 2163). Description of the programmable level adjustment parameters: Parameter ...
Page 41
Tone Generation 2.2.4.1 Tone Generation Architecture The ASP contains a universal tone generator which can be used for tone alerting, call progress tones, DTMF-signals or other audible feedback tones. For the receive channel, a universal switching to each signal ...
Page 42
Note: Adjustments in brackets are only available if the DTMF-generator is switched off (TGCR.DTMF = 0). Figure 19 Signal Flow Graph of the Tone Generation Unit Semiconductor Group Functional Description 41 ...
Page 43
Control Generator In conjunction with the control generator it is possible to generate very complex signal sequences without reprogramming the necessary parameters (e.g. pulsed three tone calls). Four typical applications for the control generator programming are shown in figure ...
Page 44
Function table of CG/TG-bit setting in TGCR: TON/TOFF TOFF 1 X TON 1 X Description of the programmable parameters: Parameter # of CRAM Bytes TON 2 TOFF 2 2.2.4.3 Tone Generator The ...
Page 45
Figure 21 Functional Diagram of the Tone Generator Distinctive alerting signals, allowing for example the use of different multitone ringing patterns, are all programmable using the beat tone generator in conjunction with the square/trapezoid generator. In the case of two ...
Page 46
Beat generator programming Generator Output Continuous signal Continuous signal Continuous signal Continuous signal Alternating signal Alternating signal 1 1 ...
Page 47
Tone Filter The tone filter contains a programmable equalizer and a saturation amplifier (see figure 19 filter function is necessary, a by-pass mode can be used (TGCR.ETF = 0). A brief description of the tone filter follows ...
Page 48
Tone Level Adjustment The two level adjustment stages GTR and GTX determines the output levels of the tone generation (see figure 19). Description of the programmable parameters: Parameter # of CRAM Bytes GTX 1 GTR 1 2.2.4.6 DTMF-Generator (transmit) ...
Page 49
DTMF-frequency (F3, FD) programming: CCITT Q.23 ARCOFI Nominal Relative Deviation ® Low Group 697 697.1 770 770.3 852 852.2 941 941.4 High Group 1209 1209.5 1336 1336.9 1477 1477.7 1633 1632.8 Note: The deviations due to the inaccuracy of the ...
Page 50
As the signal flow graph of the speakerphone option shows (figure 22), the complete operational algorithm is situated between the Analog Front End/Signal Processing and the compression/expansion logic. This has the advantage that the speakerphone function is independent of any ...
Page 51
Speech Detector The speech detectors (figure 23) contained in both transmit and receive directions consist of two main blocks: Background Noise Monitor (BNM) and Signal Processing Figure 23 Speech Detector Signal Flow Graph Semiconductor Group Functional Description 50 ...
Page 52
Background Noise Monitor The tasks of the noise monitor are to differentiate voice signals from background noise, even if it exceeds the voice level, and to recognize voice signals without any delay. Therefore the Background Noise Monitor consists of the ...
Page 53
PDS for speech and PDN for space (background noise) signals. The Peak Detector is very sensitive to spikes. The LP1 filters the incoming signal containing noise in a way that main spikes are eliminated. Due to the programmable ...
Page 54
Speech Comparator at the Acoustic Side (SCAE) In principle, the SCAE works according to the following equation: Being in RX-mode, the speech comparator at the acoustic side controls the switching to TX-mode. Only if the SX-signal is higher than the ...
Page 55
At the SCAE-input, logarithmic amplifiers compress the signal range. Hence after the required signal processing for controlling the acoustic echo, pure logarithmic levels on both paths are compared. Principally, the main task of the comparator is to control the echo. ...
Page 56
Figure 25 Interdependence of GDAE and PDAE According to figure 25, a compromise between the reserve GDAE and the decrement PDAE has to be made: a smaller reserve (GDAE) above the level enhancement GAE requires a longer time to decrease ...
Page 57
Description of the programmable parameters: Parameter # of CRAM Bytes GAE 1 GDSAE 1 PDSAE 1 GDNAE 1 PDNAE 1 1 ETAE Speech Comparator at the Line Side (SCLE) Principally, the SCLE works similarly to the SCAE. The formula of ...
Page 58
Figure 26 Speech Comparator at the Line Side The Gain of the Line Echo (GLE) directly corresponds to the echo return loss of the link. Generally specified to 27 dB. However, the worst case loss can be estimated ...
Page 59
Two pairs of coefficients are available: GDSLE/PDSLE while speech is detected and GDNLE/PDNLE in case of noise. This offers the possibility to control separately the far-end echo during speech and the near-end echo while noise is detected. However, this requires ...
Page 60
Description of the programmable parameters: Parameter # of CRAM Bytes TW 1 ATT 2.2.5.4 Speakerphone Test Function The ARCOFI offers a test mode to ease the optimization of the switching behaviour (TFCR.EPZST = 1). This ...
Page 61
A programmable Loudness Gain Adjustment stage (LGAX) offers the possibility to amplify the TX-signal after the speech comparator SCAE and the speech detector SDX lower signal range in front of the SDX is necessary to determine between speech ...
Page 62
Automatic Gain Control of the Receive Direction (AGCR) The Automatic Gain Control of the receive direction AGCR (figure 28) is similar to the transmit AGC. One additional parameter (AAR) offers an automatic amplification. The maximum attenuation is selectable with ...
Page 63
Description of the programmable parameters: Parameter # of CRAM Bytes LGAR 1 COM 1 AAR 1 AGR 1 TMLR 1 TMHR 1 NOISR 1 2.2.5.7 Loudhearing The ARCOFI-SP offers the possibility called “controlled monitoring” when the ...
Page 64
Speakerphone Coefficient Set This example shows a possible configuration for a speakerphone application. All described coefficients can be used as a basic programming set. CMD Sequence Coefficient COP_A GAE COP_A GLE COP_A ATT COP_A ETAE COP_A ETLE COP_A TW ...
Page 65
Speakerphone Coefficient Set (cont’d) CMD Sequence Coefficient COP_E LGAX COP_E COMX COP_E AGX COP_E TMHX COP_E TMLX COP_E NOISX COP_E reserved 00 H COP_E reserved 00 H COP_F LGAR COP_F COMR COP_F AAR COP_F AGR COP_F TMHR COP_F TMLR COP_F ...
Page 66
ARCOFI ® Digital Interface (ADI) The ADI-function consists of two interface blocks: The Peripheral Control Interface (PCI) or the Serial Control Interface (SCI) The IOM-2 interface (TE- or non-TE-timing mode) or the Serial Data Interface (SDI) Supplementary functions are ...
Page 67
The channel structure of the IOM-2 is described in figure 29. B1 Figure 29 Channel Structure of IOM The 64-kbit/s channels, B1 and B2, are conveyed in the first two bytes. The third byte (monitor channel) is used for programming ...
Page 68
Figure 30 Multiplexed Frame Structure of the IOM Semiconductor Group Functional Description -2 Interface in Non-Terminal Timing Mode ® 67 ...
Page 69
TE-Timing Mode The IOM-2 frame provides three complete IOM channels (figure 31): Channel 0 contains 144 kbit/s ( plus monitor and command/indication channels for the layer-1 device. Channel 1 contains two 64-kbit/s intercommunication channels plus monitor and command/indication ...
Page 70
Serial Control Interface When the MODE pin is tied high and the AD/MCLK pin is used as system clock input (MCLK), the internal configuration registers and the coefficient RAM of the ARCOFI are programmable via the serial control interface. ...
Page 71
Figure 32 Serial Control Interface Timing Semiconductor Group Functional Description 70 ...
Page 72
Serial Data Interface If the serial control interface is selected, the ARCOFI supports an additional serial data interface for B-channel transfer. This control interface consists of five lines: FSC, DCLK, DX, DR and MCLK. FSC is a 8-kHz frame ...
Page 73
Test Functions The ARCOFI provides several test and diagnostic functions which can be grouped as follows: All programmable configuration registers and coefficient RAM-locations are readable Digital loop via PCM-register (DLP) Digital loop via signal processor (DLS) Digital loop via ...
Page 74
Operational Description 3.1 Reset After a RESET (internal power-on reset, hardware reset at pin RS or software reset via XOP_E) the pins are programmed as inputs. All other output pins are in high-impedance state (HOP/HON, LSP/LSN, ...
Page 75
Defined reset values of the ARCOFI-registers (cont’d) Register Value after RESET [hex] SDICR 00 TSCR 00 XCR 00 CRAM 00 3.2 Initialization During initialization a subset of configuration registers and coefficient RAM-locations has to be programmed to set the configuration ...
Page 76
Configuration Registers (cont’d) Register Bit Effect SQTR Square/trapezoid shaped signal TGSR PM Piezo mode TRL Tone ringing via loudspeaker TRR Tone ringing in receive direction DTMF DTMF-signal in transmit direction TRX Tone ringing in transmit direction ATCR MIC Microphone amplifier ...
Page 77
Coefficient RAM-locations (cont’d) Mnemonic # of Bytes COP_1: Tone generator parameter set 2; tone generator level adjustment GD2 GTR 1 GTX 1 COP_2: Tone generator parameter set 3; Parameter set for the DTMF-generator ...
Page 78
Coefficient RAM-locations (cont’d) Mnemonic # of Bytes COP_8/COP_9: Receive correction filter FR 12 COP_A: Parameter set for transmit and receive speech comparator Parameter set for speakerphone control unit GAE 1 GLE 1 ATT 1 ETAE 1 ETLE ...
Page 79
Coefficient RAM-locations (cont’d) Mnemonic # of Bytes COP_D: Parameter set for receive and transmit speech detector PDSX 1 PDNX 1 LP2SX 1 LP2NX 1 PDSR 1 PDNR 1 LP2SR 1 LP2NR 1 COP_E: Parameter set for transmit AGC LGAX 1 ...
Page 80
ARCOFI Operating Modes The most currently used ARCOFI-operating modes are documented in the following table. The 12 ARCOFI-configuration registers have enough build-in flexibility to accommodate an extensive set of user calling procedures. The following operating mode description table ...
Page 81
Operating mode description table (cont’d) State Description SPEAKERPHONE The handset audio I/O's are disabled. The hands-free microphone input and loudspeaker outputs LSP/LSN are activated by configuring ATCR & ARCR. The ARCOFI must be set to the speakerphone mode (GCR.SP = ...
Page 82
IOM -2 Interface Protocol The following description of the IOM-2 interface comprises all ARCOFI relevant functions in the terminal and non-terminal mode (see IOM-2 interface specification for general information). Note: Channels IC1 & IC2 are only available in ...
Page 83
Identification Command In order to be able to identify unambiguously different devices by software, the following identification command is used: DD 1st byte value DD 2nd byte value The ARCOFI responds to this DD-identification sequence by sending a DU identification ...
Page 84
MON-Transfer Protocol The transfer of a stream of commands in the MON-channel is regulated by a handshake protocol mechanism implemented by two bits MX and MR in the fourth slot of the IOM-2 channel. The procedure is as follows ...
Page 85
Monitor transfer protocol rules: A pair of MX and MR in the inactive state for two or more consecutive frames indicates an idle state or an end of transmission (EOM). A command stream initiated by a transmitter in the MON-slot ...
Page 86
Implementation of the MON-Channel Protocol The MON-receiver has the following features: Transparent interface between IOM-2 interface and any device internal block (sink) with respect to handshake procedure, i.e. any acknowledge, EOM, abort or request for abort is conveyed transparently ...
Page 87
The MON-transmitter has the following features: Transparent interface between IOM-2 interface and any device internal block (source) with respect to handshake procedure, i.e. any acknowledge, abort, request for abort is conveyed transparently through the transmitter. Figure 36 shows the state ...
Page 88
Command/Indication Channel 1 (TE-mode) The C/l-channel bits are represented so that the first bit transmitted/received appears on the left. The data presented to the four peripheral control interface (PCI) pins are transparently routed to the C/l ...
Page 89
C/I1-Channel (Signaling) Bit Allocation Table: CAM AD DD-C/ ...
Page 90
ARCOFI Voice/Data Manipulation (VDM) The ARCOFI offers several possibilities of voice/data manipulation for special applications. According to the manipulation mode chosen, the byte (or IC1 or IC2 in the IOM-2 TE-mode) can be output via ...
Page 91
B1&B2 (IC1&IC2) means B1 (IC1) byte followed by B2 (IC2) byte (totally 16 bits). Three party conferencing (DFICR.VDM = 100X): This mode is available only in the SDI-mode (in the programmed and the following channel the IOM-2 one ...
Page 92
Figure 37 Configuration of the IOM Semiconductor Group ® -2 TE-Monitoring Mode 91 Operational Description ...
Page 93
Detailed Register Description The following section describes the various ARCOFI-registers and coefficient RAM-locations accessible from the terminal equipment microcontroller via the IOM-2 bus or via the serial controller interface (SCI). A summary of the 12 registers located in the ...
Page 94
AFE Transmit Configuration Register (ATCR) 7 ATCR AFE Receive Configuration Register (ARCR) 7 ARCR HOC Test Function Configuration Register (TFCR) 7 TFCR 0 EPZST SDI-Configuration Register (SDICR); only available in SDI-mode 7 SDICR 0 0 Time-Slot Configuration Register (TSCR); only ...
Page 95
Command Register (CMDR) Value after reset CMDR R/W RCM R/W 0: writing to configuration registers or to coefficient RAM 1: reading from configuration registers or from coefficient RAM RCM Reverse Channel Mode (if R ...
Page 96
Coding of coefficient operations (COP): Bit CMD Name COP_0 COP_1 1 0 COP_2 COP_3 COP_4 ...
Page 97
General Configuration Register (GCR) Value after reset GCR SP AGCX SP Speakerphone 0: speakerphone support disabled 1: speakerphone support enabled AGCX Automatic Gain Control Transmit 0: automatic gain control disabled 1: automatic gain control enabled; only ...
Page 98
Data Format and Interface Configuration Register (DFICR) Value after reset DFICR SD SC SD-SA Signaling I/O (PCI-interface; only available in IOM-2 TE-mode pin programmed as output ( ...
Page 99
Programmable Filter Configuration Register (PFCR) Value after reset PFCR Transmit Gain 0: gain set gain coefficients loaded from coefficient RAM (CRAM) GR Receive Gain 0: gain set to 0 ...
Page 100
Tone Generator Configuration Register (TGCR) Value after reset TGCR Tone Generator 0: tone generator is disabled ( tone generator is enabled; frequency and gain coefficients loaded from CRAM; CG ...
Page 101
Tone Generator Switch Register (TGSR) Value after reset TGSR PM TRL PM Piezo Mode 0: ringing signal is not output to the piezo ring pins 1: ringing signal (square) is output to the piezo ring pins ...
Page 102
AFE-Transmit Configuration Register (ATCR) Value after reset ATCR MIC Microphone Control Bit EVREF ...
Page 103
AFE-Receive Configuration Register (ARCR) Value after reset ARCR HOC HOC Handset Output Control Bit CME Control Monitoring Enable (GCR.SP = ...
Page 104
Test Function Configuration Register (TFCR) Value after Reset TFCR 0 EPZST EPZST Enable PZ1/PZ2 (piezo pins) to output internal Status Information 0: PZ1/PZ2 are used as piezo port pins 1: PZ1/PZ2 are used to indicate internal ...
Page 105
SDI-Configuration Register (SDICR); SDI-mode only Value after reset SDICR 0 0 EPP0 Enable Push-Pull at pin DU/DX (SDI-mode only) 0: open drain enabled 1: push-pull enabled EPP1 Enable Push-Pull at pin SDR/SDX (SDI-mode only) 0: open ...
Page 106
Time-Slot Configuration Register (TSCR); SDI-mode only Value after Reset TSCR Time-Slot Selection Bit Semiconductor Group ...
Page 107
Extended Configuration Register (XCR) Value after reset XCR PGCR PGCX PGCR Position of Gain Control Receive 0: in front of the speech detector 1: behind the speech detector PGCX Position of Gain Control Transmit 0: behind ...
Page 108
Test Mode Register (TMR) Value after reset TMR TM TM Test Mode (only for internal tests) 000: normal mode Semiconductor Group Register Description 107 ...
Page 109
Electrical Characteristics Absolute Maximum Ratings Parameter Ambient temperature under bias Storage temperature Voltage on any pin with respect to ground Maximum voltage on any pin 1) Reduced performance ESD-integrity (according MIL-Std 883D, method 3015.7): 1000 V exception: The pins ...
Page 110
DC-Characteristics (cont’ DDP SSD Parameter L-output level (except pin DU) L-output level 1) (pins DU supply current DD standby (IOM-2 TE) V supply current DD 2) operating ...
Page 111
Analog Front End Input Characteristics Parameter AMI-input impedance AMI-input voltage swing AMI-gain Analog Front End Output Characteristics AHO-output impedance 1) AHO-output voltage swing 1) AHO-output high voltage 1) AHO-output low voltage ALS-output impedance 1) ALS-output voltage swing 1) ALS-output high ...
Page 112
Transmission Characteristics DDP SSD Parameter Attenuation Distortion @ 0 dBmO Out-of-band signals Group delay distortion @ 0 dBmO 1) Signal-to-total distortion (method 2) Gain tracking (method 2) @ – 10 ...
Page 113
IOM -2 Bus Switching Characteristics Figure 39 ® IOM -2 Bus Timing Diagram Parameter 1) DCL-clock period 2) DCL-clock period DCL-duty cycle FSC-period FSC-setup time FSC-hold time DD-data-in setup time DD-data-in hold time DU-data-out delay 1) 768 kbit/s (IOM-2 ...
Page 114
PCI-Switching Characteristics (IOM Figure 40 ® IOM -2 Bus Timing Diagram (TE-Mode) Parameter PCI-data-out delay PCI-data-in setup time PCI-data-in hold time Semiconductor Group Electrical Characteristics ® -2 TE-Mode) Symbol Limit Values min. t PCld t 50 PCls t 100 PClh ...
Page 115
SCI-Switching Characteristics Figure 41 SCI-Switching Timing Diagram Parameter SCLK-frequency Chip Select setup time Chip Select hold time SDR-setup time SDR-hold time SDX-data-out delay SDX CS high to tristate Semiconductor Group Electrical Characteristics Symbol Limit Values min. f SCLK t 0 ...
Page 116
SDI-Switching Characteristics Figure 42 SDI-Switching Timing Diagram Parameter MCLK-frequency DCLK-frequency FSC-pulse width FSC-hold time from DCLK low FSC-delay time DR-setup time DR-hold time DX-data-out delay ( t < 0 ns) FSCd t DX-data-out delay ( FSCd DX-data-out delay Semiconductor Group ...
Page 117
Package Outlines Plastic Package, P-DIP-28 (Dual-in-Line) Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book “Package Information” Semiconductor Group Package Outlines 116 Dimensions in mm ...
Page 118
Plastic Package, P-DSO-28 (SMD) (Dual Small Outline) Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book “Package Information” SMD = Surface Mounted Device Semiconductor Group Package Outlines 117 Dimensions in mm ...
Page 119
Plastic Package, P-LCC-28-1 (R) (SMD) (Plastic Leaded Chip Carrier) Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book “Package Information” SMD = Surface Mounted Device Semiconductor Group Package Outlines 118 Dimensions in mm ...
Page 120
Application Notes ...
Page 121
Vakat ((120)) ...
Page 122
Table of Contents Introduction ...
Page 123
Vakat ((122)) ...
Page 124
Introduction The Siemens ARCOFI -SP PSB 2163 is an Audio, Ringing, CODEC, Filter like the ® ARCOFI PSB 2160, but with additional integrated, enhanced speakerphone features, ® which has been designed to save space, development costs, and time in any ...
Page 125
Vakat ((124)) ...
Page 126
The Speakerphone Implementation ...
Page 127
Vakat ((126)) ...
Page 128
Table of Contents 1 General Aspects of Speakerphone Realizations . . . . . . . . . . . . . . . . . . 129 1.1 Introduction . . . . . . . . . . ...
Page 129
About this Application Note The intention of this application note is to give a thorough understanding of the speakerphone implementation of the ARCOFI-SP. After introducing the general aspects of speakerphones and the related problems (chapter 1) the ARCOFI-SP and all ...
Page 130
General Aspects of Speakerphone Realizations 1.1 Introduction Plain telephony suffers from the fact of being tied to a telephone set, and even mobile telephony requires at least a handset to be held. To move freely for e.g. fetching some ...
Page 131
Speakerphone Fundamentals In a traditional telephone connection that uses handsets on both sides there is almost a full duplex conversation (both subscribers can talk and listen at one and the same time), and the gains required for the microphone ...
Page 132
Since there are a lot of possibilities for the signal to loop back in a speakerphone system, efforts must be taken to keep the loop gain well below 0dB and to avoid regeneration. Much technical expense is required to handle ...
Page 133
Figure 2 Half-Duplex Speakerphone with Switchable Attenuation A 1.4 Discussion of Practical Realizations of Half-Duplex Systems To realize a high-quality half-duplex speakerphone, a sophisticated control mechanism is necessary to decide where and when to use additional attenuation. This paragraph explains ...
Page 134
Transients To get a satisfying switching performance, experience shows, that losses of the loop should be kept as low as possible sufficient and in reality this loss is not perceptible very well, so that a pseudo full-duplex character can be ...
Page 135
Steady-State Problems and Transient Effects Steady-state problems arise from the speakerphone system being stable either in transmit mode or in receive mode. These problems are: • Singing : occurs if the loss switched within the loop is too small ...
Page 136
Optimization of Half-Duplex Speakerphone Systems A real speakerphone telephone set is a rather complex unit. Its performance is affected both by electrical and acoustical couplings, the latter ones are set up via the surrounding air and the telephone case ...
Page 137
This loss has always to be provided because it must be admitted that a speakerphone device is connected at the far-end side. Electrical Feedbacks There are various ...
Page 138
Speakerphone with the PSB 2163 2.1 Introduction From the general description of speakerphone problems it can be seen that designing and tuning a speakerphone system is a tricky task. A digital approach to solve the problems not only makes ...
Page 139
The main features of the speakerphone signal processing are: • Two separate attenuation stages, one for the transmit and one for the receive path, controlled by an intelligent control logic, which processes information about the current and the past speech ...
Page 140
Signal Flow Graphs Figure 3 shows the whole signal processor part of the ARCOFI-SP which interfaces to the analog front end (AFE) on the left side. Figure 3 Signal Flow Graph of the ARCOFI-SP Signal Processor (ASP) Figure 4 ...
Page 141
Figure 4 Signal Flow Graph of the Whole Speakerphone Support Block 2.4 Basics about the Speakerphone Algorithm This chapter explains the interaction of all the blocks seen in figure 4, and the three different steady-state modes of the speakerphone. The ...
Page 142
The speech detectors are able to distinguish between speech signals and any kind of noise and inform the attenuation control unit about the presence or absence of speech in the receive and the transmit path. Assume the speakerphone is in ...
Page 143
Therefore the transition into idle mode is very smooth and hardly noticeable. Starting from idle mode, depending on the first speech detector recognizing speech, the device switches immediately into transmit or receive mode. The speed for ...
Page 144
Figure 5 Block Diagram of the Speech Detector ...
Page 145
Therefore two time constants are necessary and have to be separately programmable: PDS for speech and PDN for background noise signals. Thus "speech mode" may be detected faster and kept longer than "no speech mode" so that ...
Page 146
ARCOFI-SP, but helps to understand the function of the speech detectors. The first diagram shows the input signal in the analog form because this form is better understood. In the ARCOFI-SP this signal is delivered to the speech detector digitally. ...
Page 147
The parameter LIM determines an input threshold for the speech detector and is related to the maximum PCM value. The charging of LP2 is limited to a level of LP2L dBs above the threshold LIM. A continuous input signal that ...
Page 148
The Speech Comparator for the Acoustic Echo The speech comparator for the acoustic echo has the important task to decide, whether a signal actually being received by the microphone is an echo or really a speech activity. This is ...
Page 149
A signal burst fed into the loudspeaker amplifier appears after a short delay at the output of the microphone amplifier (marked with a "1" in figure 8). Room echoes (marked with "2") are significantly weaker and arrive later at the ...
Page 150
Appropriate Values for the Comparator Parameters From the explanations given above a set of values for GAE, GDAE, and PDAE can be derived: • After programming the desired amplifications for receive and transmit path, a measurement of the terminal coupling ...
Page 151
It was assumed all the time, that mechanical resonances of the telephone housing can be neglected. If this assumption does not hold, the adjustment of PDAE and GDAE must be made in a way, that additionally the signal parts resulting ...
Page 152
Table 4 Parameters for the Speech Comparator for the Acoustic Echo Parameter Typical Value GAE – 5 … GDSAE 6 dB GDNAE 6 dB PDSAE 8.5 ms/dB PDNAE 8.5 ms/dB ETAE don’t care (see comment) Semiconductor Group ...
Page 153
The Speech Comparator for the Line Echo Having understood the task and principle of the comparator for the acoustic echo (SCAE) the understanding of the speech comparator for the line echo (SCLE) is easy. As shown in figure 2, ...
Page 154
Table 5 Parameters for the Speech Comparator for the Line Echo Parameter Typical Value GLE 10 dB GDSLE 12 dB GDNLE 12 dB PDSLE 21.3 ms/dB PDNLE 21.3 ms/dB ETLE don’t care (see comment) Semiconductor Group Speakerphone Implementation Comment Gain ...
Page 155
Programming and Optimizing 3.1 Speakerphone Test Function At least during the optimization process it is highly recommended to make use of the integrated speakerphone test mode of the ARCOFI-SP. It allows to observe the internal state of the speakerphone ...
Page 156
Programming Hints COP Sequences Table 7 COP Sequences and Relation to Speakerphone Parameters (bold) COP 1. Byte 2. Byte COP_A GAE GLE COP_B GDSAE PDSAE GDNAE PDNAE GDSLE PDSLE GDNLE PDNLE COP_C LIM OFFX COP_D PDSX PDNX COP_E LGAX ...
Page 157
Programming Amplifications in Speakerphone Mode It is important to notice, that as soon as the GCR.SP bit is switched on, the gain stages LGAX and LGAR (located inside the automatic gain control stages) are activated automatically. Figure 13 shows ...
Page 158
How to Determine GAE In the general description of the speech comparator for the acoustic echo the meaning of the gain of the acoustic echo, GAE was introduced (see page 149). GAE should always be adapted to the particular ...
Page 159
Measuring TCL and Calculating GAE A measurement of the terminal coupling loss TCL value for GAE. A typical measurement procedure can be realized as follows: • Programming of all amplifications (ATCR.MIC, GX, LGAX, ARCR.LSC, GR, LGAR). Note, that for making ...
Page 160
The task is to find the minimum value for GAE for which the speakerphone works properly. 3.5 Basic Rules for Optimizing the Speakerphone General • Always make use of the test function described in chapter 3.1. • Start experiments with ...
Page 161
Comparator for the Acoustic Echo, SCAE • It’s most important to have a correct value for GAE; read chapter 3.4 for details • SCAE is responsible for avoiding clipping effects: a monologue at the handset side should always be transparent ...
Page 162
Typical Effects and the Corresponding Solutions (See “Steady-State Problems and Transient Effects” on page 134; "decreasing the parameter, Table 8 Typical Effects in Speakerphone Mode Effect Singing Transmit blocking Receive blocking Initial clipping Starting echo End echo Chopping effect 3.6 ...
Page 163
Figure 15 Explanation of the Controlled Monitoring Mode Hints for Optimizing Generally, the controlled monitoring feature should be optimized after having found a appropriate set of coefficients for the speakerphone. Then, after enabling the ARCR.CME bit, only fine tuning is ...
Page 164
Implementing a Volume Control The telephone user normally has the possibility to choose different volume settings when using the speakerphone. The volume can be adjusted either manually by reprogramming amplifications in the receive path or by means of the ...
Page 165
Example Set of Coefficients The coefficients shown in table to should serve as a basis for every speakerphone application. After starting with these values efforts must be taken to find an appropriate value for GAE (see page 157). With ...
Page 166
Table 11 Standard Parameter Set for the Comparators Parameter Value GAE 5.3 dB ETAE 0.0 ms GDSAE 6.0 dB PDSAE 8.5 ms/dB GDNAE 6.0 dB PDNAE 8.5 ms/dB GLE 10.2 dB ETLE 0.0 ms GDSLE 12.0 dB PDSLE 21.3 ms/dB ...
Page 167
Table 13 Example Register Setting for Speakerphone Mode Register Meaning TFCR Test function configuration ARCR AFE receive configuration ATCR AFE transmit configuration TGSR Tone generator switch TGCR Tone generator configuration PFCR Programmable filter configuration DFICR Data format and interface configuration ...
Page 168
Layout and Wiring Recommendations ...
Page 169
Vakat ((168)) ...
Page 170
Table of Contents 1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 171
Introduction The ARCOFI-SP PSB 2163 is a high performance codec filter device with a state of the art tone generator and an excellent speakerphone implementation. To obtain the full performance of the device, some care in designing the analog ...
Page 172
Layout Considerations Since the ARCOFI-SP will be used with different kinds of printed circuit boards in different applications and environments not possible to show the "optimum layout". Instead, this chapter explains the correlations that lead to the ...
Page 173
Figure 1 Example Layout with Decoupling Capacitors and Ground Plane Note the large ground area underneath the chip good approach to extend this ground area also to the locations of all the passive components required for connecting ...
Page 174
Grounding of Microphones Some transducers as electret microphones for example, always need a reference to ground and therefore the question arises, which point of the circuit should serve as a microphone ground. As long as truly differential signal sources are ...
Page 175
Figure 2 Ground Loop with Single Ended Signal Sources Semiconductor Group Layout and Wiring Recommendations 174 ...
Page 176
Connecting the Analog Front End 3.1 Outputs for Earpiece and Loudspeaker The analog handset output amplifier AHO delivers a symmetrical signal at the pins HOP and HON. Any load with an impedance higher than 200 figure 3a). However, if ...
Page 177
The difference between the earpiece output and the loudspeaker output is the driver capability. The load between the pins LSP and LSN may be as low as 50 drive a speaker. A dynamic speaker can be connected directly to these ...
Page 178
Electret Microphones Today, electret microphones are widely used in telecommunications devices. These microphones usually contain an active amplifier or a FET to achieve a low output impedance and therefore require some DC biasing. The DC current to bias the electret ...
Page 179
Figure 7 Interfacing Electret Microphones with Bias from The solutions for connecting microphones shown in figure 6 and 7 contain a minimum of components to explain the principle. A solution that comes closer to a real application can be seen ...
Page 180
The Single Ended Input MI3 The single ended input MI3 behaves like one of the differential input pins, in case of one input of the differential inputs is tied to figure 9 introduces no new ideas. An electret microphone ...
Page 181
Vakat ((180)) ...
Page 182
ARCOFI -SP Telephone Board V1.0 SIPB 5132-SP ...
Page 183
VAKATSEITE - ...
Page 184
ARCOFI -SP Telephone Board V1.0 SIPB 5132-SP Contents 1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 185
Introduction The ARCOFI-SP Telephone Board SIPB 5132-SP V1.0 is part of a demonstration example of the Siemens PC-User Board system SIPB to offer a complete solution for a digital telephone in the ISDN-world of tomorrow. It represents the interface ...
Page 186
Features ARCOFI-SP PSB 2165, delivering the following features on-chip: – A/D-Conversion and Filtering – Programmable Analog Front End – Digital Speakerphone Support – DTMF-Generator – Ringing Generators – Comfortable Peripheral Control Interface DTMF-generation by the Dual-Tone Multi-Frequency Generator PSB ...
Page 187
Figure 1 Examples of TE- and NT-S-Configurations in the User Board Concept Semiconductor Group 186 SIPB 5132-SP ...
Page 188
Circuitry 4.1 Block Diagram The block diagram of figure 2 below shows the main components of the ARCOFI-SP Telephone Board. The whole circuitry can be divided into three blocks: 1. Hook Switch Logic 2. Key-Pad and DTMF-Generation 3. ARCOFI ...
Page 189
Hook Switch Logic The hook switch logic provides two features: signaling the state of the hook switch via pin 2 (SD) of the ARCOFI-SP and signaling a change of the hook switch position. For a standard terminal application the ...
Page 190
Connector Pin-Outs of the Service Access Connector Figure 3 Pin-Outs of the Service Access Connector SAC Pin Semiconductor Group Function Power supply + 5 V Ground GND ...
Page 191
Wiring Diagram Figure 4a Wiring Diagram of the ARCOFI Semiconductor Group ® -SP Telephone Board 190 SIPB 5132-SP ...
Page 192
Figure 4b Wiring Diagram of the ARCOFI Semiconductor Group ® -SP Telephone Board 191 SIPB 5132-SP ...
Page 193
List of Replaceable Parts Component IC1 IC2 IC3 IC4 (IC5 T1 … … ...
Page 194
Floor Plan Figure 5 Floor Plan of the ARCOFI ® -SP Telephone Board Semiconductor Group 193 SIPB 5132-SP ...
Page 195
Operational Information All information about installing the Telephone Board, programming the ARCOFI-SP and the other modules of the set-up in the various configurations is described in this section. The ARCOFI-SP Telephone Board can be used in two different modes: ...
Page 196
Settings of Jumpers Two fields of four jumpers each are provided for inserting an OP-amplifier stage into each of the analog transmit paths if the twin-amplifier IC 5 (NE 5532) is inserted. J1 connects the first amplifier of IC ...
Page 197
TE-Mode Configuration In the TE-configuration two serial interface modes – IOM-2 (TE) or SLD – can be used (refer to section 4.1.3). The configuration described supports both serial interfaces. Just the settings of the DlP-switches select between IOM-2 (TE) ...
Page 198
AC/DC-Characteristics The complete ARCOFI-SP Telephone Board works on a single + 5 V supply. A few layout hints may be given which are important for a noiseless voice transmission (additional hints may be found in a separate Application Note): ...
Page 199
Glossary ARCOFI-SP Audio Ringing COdec FIlter with Speakerphone CCITT Comité Consultatif International Télégraphe et Téléphone DC Direct Current DD Data Downstream DTMF Dual-Tone Multi-Frequency DU Data Upstream IC Integrated Circuit IOM ISDN-Oriented Modular ISDN Integrated Services Digital Network NT-S ...
Page 200
Menu Software Track Files 7.1 Track File HS_S02_I.TE C ********************************************************************** C ********************************************************************** Track File HS_S02_I. PROGRAMMING THE ARCOFI-SP VIA IOM2 in HANDSET MODE and additionally C * ACTIVATING THE S0-INTERFACE C ...