MD4331-d1G-MECH M-Systems Inc., MD4331-d1G-MECH Datasheet - Page 60

no-image

MD4331-d1G-MECH

Manufacturer Part Number
MD4331-d1G-MECH
Description
Mobile Diskonchip G3 Data Sheet
Manufacturer
M-Systems Inc.
Datasheet
8.12 Interrupt Status Register
Description:
Address (hex): 1020
57
Read/Write
Description
Reset Value
Bit No.
Bit No.
5-0
7-6
14
15
STATUS. Indicates which of the following interrupt sources created an interrupt:
0: Flash array is ready
1: Data protection violation
2: Reading or writing more flash data than was specified in the DCNT field of ECC Control
3: BCH ECC error detected (this feature is provided to support multi-page DMA transfers)
4: Real time clock
5: Completion of a DMA operation
Reserved for future use.
EDGE. Selects edge or level triggered interrupts:
0: Specifies level-sensitive interrupts in which the IRQ# output remains asserted until the
1: Specifies edge-sensitive interrupts in which the IRQ# output pulses low and return to
GMASK (Global Mask).
1: Enables the IRQ# output to be asserted. Setting this bit while one or more interrupts are
0: Forces the IRQ# output to the negated state.
This register indicates which interrupt source created an interrupt.
register[0]
interrupt is cleared.
logic 1.
pending will generate an interrupt.
Bit 7
0
RFU_0
R
Bit 6
0
Bit 5
Data Sheet, Rev. 1.0
0
Bit 4
Description
Description
0
STATUS
Bit 3
R/W
0
Bit 2
0
Bit 1
Mobile DiskOnChip G3
0
91-SR-011-05-8L
Bit 0
0

Related parts for MD4331-d1G-MECH