PM7312 pmc-sierra, PM7312 Datasheet - Page 130
PM7312
Manufacturer Part Number
PM7312
Description
Freedm 32a1024l Assp Telecom Standard Datasheet
Manufacturer
pmc-sierra
Datasheet
1.PM7312.pdf
(283 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PM73121-RI
Manufacturer:
PMC
Quantity:
8 000
Company:
Part Number:
PM73121-RI
Manufacturer:
PMC
Quantity:
8 000
Part Number:
PM73121-RI-P
Manufacturer:
PMC
Quantity:
20 000
- Current page: 130 of 283
- Download datasheet (2Mb)
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
Document No.: PMC-2021833, Issue 2
CRC[1:0]
INVERT
PRIORITY
7BIT
The CRC algorithm bits (CRC[1:0]) configures the HDLC processor to perform CRC
verification on the incoming data stream. The value of CRC[1:0] to be written to the channel
provision RAM, in an indirect channel write operation, must be set up in this register before
triggering the write. CRC[1:0] reflects the value written until the completion of a subsequent
indirect channel read operation.
Table 16 CRC[1:0] Settings
The HDLC data inversion bit (INVERT) configures the HDLC processor to logically invert the
incoming HDLC stream from the RCAS-12 before processing it. The value of INVERT to be
written to the channel provision RAM, in an indirect channel write operation, must be set up in
this register before triggering the write. When INVERT is set to one, the HDLC stream is
logically inverted before processing. When INVERT is set to zero, the HDLC stream is not
inverted before processing. INVERT reflects the value written until the completion of a
subsequent indirect channel read operation. Before tearing down a channel, this bit must be set
to 0.
The channel FIFO priority bit (PRIORITY) informs the partial packet processor that the
channel has precedence over other channels when being serviced by upstream blocks. The
value of PRIORITY to be written to the channel provision RAM, in an indirect channel write
operation, must be set up in this register before triggering the write. Channel FIFOs with
PRIORITY set to one are serviced before channel FIFOs with PRIORITY set to zero. Channels
with an HDLC data rate to FIFO size ratio that is significantly higher than other channels
should have PRIORITY set to one. PRIORITY reflects the value written until the completion
of a subsequent indirect channel read operation.
The 7BIT enable bit (7BIT) configures the HDLC processor to ignore the least significant bit of
each octet in the incoming channel stream. The value of 7BIT to be written to the channel
provision RAM, in an indirect channel write operation, must be set up in this register before
triggering the write. When 7BIT is set high, the least significant bit (last bit of each octet
received), is ignored. When 7BIT is set low, the entire receive data stream is processed. 7BIT
reflects the value written until the completion of a subsequent indirect channel read operation.
CRC[1]
0
0
1
1
CRC[0]
0
1
0
1
Operation
No Verification
CRC-CCITT
CRC-32
Reserved
FREEDM 32A1024L ASSP Telecom Standard Product Data Sheet
Released
130
Related parts for PM7312
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Pm Surface Mount Crystals
Manufacturer:
MtronPTI Inc.
Datasheet:
Part Number:
Description:
Pm 100 Series, 100 Watt Open Pcb Constructed Ac-dc Medical
Manufacturer:
RSG Electronic Components GmbH
Datasheet:
Part Number:
Description:
RM7000 microprocessor with On-chip secondary cache
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
2 Mbit / 4 Mbit 3.3 Volt-only Firmware Hub/LPC Flash Memory
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
Dual serial link, PHY multiplexer
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
RM7000 microprocessor with On-chip secondary cache
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
RM7000 microprocessor with On-chip secondary cache
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
Saturn user network interface (155-TETRA)
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
Quad T1/E1 line interface device
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
Eight channel frame engine and datalink manager
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
Sonet/SDH payload extractor/aligner
Manufacturer:
PMC-Sierra Inc
Datasheet:
Part Number:
Description:
Saturn user network interface
Manufacturer:
PMC-Sierra Inc
Datasheet: