ep1m120 Altera Corporation, ep1m120 Datasheet - Page 61

no-image

ep1m120

Manufacturer Part Number
ep1m120
Description
Programmable Logic Device Family
Manufacturer
Altera Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ep1m120F484
Manufacturer:
ALTERA
0
Part Number:
ep1m120F484
Manufacturer:
ALTERA
Quantity:
200
Part Number:
ep1m120F484C5
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
ep1m120F484C5
Manufacturer:
ALTERA
0
Part Number:
ep1m120F484C5N
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
ep1m120F484C5N
Manufacturer:
ALTERA
0
Part Number:
ep1m120F484C6
Manufacturer:
ALTERA
Quantity:
885
Part Number:
ep1m120F484C6
Manufacturer:
ALTERA
0
Part Number:
ep1m120F484C6ES
Manufacturer:
a
Quantity:
1
Part Number:
ep1m120F484C6ES
Manufacturer:
ALTERA
0
Part Number:
ep1m120F484C6N
Manufacturer:
ALTERA
Quantity:
181
Altera Corporation
General
Purpose PLL
Note to
(1)
Figure 31. Mercury General-Purpose PLL
EP1M120
EP1M350
Table 15. Mercury General Purpose PLL Features
Device
n represents the prescale divider for the PLL input. k, p, q, and v represent the different post scale dividers for the
four possible PLL outputs. m, k, p, and q are integers that range from 1 to 160. n and v are integers that can range
from 1 to 16.
inclock
Table
f
bin
15:
Number of PLLs
ClockLock
n
2
4
Mercury devices have ClockLock
ClockShift
(separate from the two HSDI PLLs) to province clock management and
clock-frequency synthesis. EP1M120 devices contain two general purpose
PLLs; EP1M350 devices contain four general purpose PLLs. These PLLs
allow designers to increase performance and provide clock-frequency
synthesis. The PLL reduces the clock delay within a device. This reduction
minimizes clock-to-output and setup times while maintaining zero hold
times. The PLLs, which provide programmable multiplication, allow the
designer to distribute a low-speed clock and multiply that clock on-
device. Mercury devices include a high-speed clock tree: unlike ASICs, the
user does not have to design and optimize the clock tree. The PLLs work
in conjunction with the Mercury device’s high-speed clock to provide
significant improvements in system performance and bandwidth.
Table 15
Figure 31
Comparator
Phase
m/(n
m/(n
Feature
ClockBoost
shows the general purpose PLL features for Mercury devices.
shows a Mercury PLL.
TM
m
k, p, q, v)
k, p, q, v)
features, which use up to four general-purpose PLLs
Voltage-Controlled
(1)
Phase Shift
Oscillator
Circuitry
Mercury Programmable Logic Device Family Data Sheet
Number of External
Clock Outputs
2
4
TM
k
p
q
v
, ClockBoost
Feedback Inputs
Number of
Delay/Shift
Delay/Shift
Delay/Shift
Delay/Shift
TM
Time
Time
Time
Time
, and advanced
2
4
clock0
clock1
clock2
clock_ext
ClockShift
Advanced
v
v
61
13

Related parts for ep1m120