l-fw322-06-db ETC-unknow, l-fw322-06-db Datasheet - Page 75

no-image

l-fw322-06-db

Manufacturer Part Number
l-fw322-06-db
Description
Phy/link Open Host Controller Interface
Manufacturer
ETC-unknow
Datasheet
Data Sheet, Rev. 1
December 2005
Internal Register Configuration
PHY Core Register Map
The PHY Core register map is shown below in Table 65.
Reference:
Table 65. PHY Core Register Map
Agere Systems Inc.
Address
0000
0001
0010
0011
0100
0101
0110
1000
0111
1111
2
2
2
2
2
2
2
2
2
2
XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX
Watchdog
IEEE Standard 1394a-2000, Annex J2
RHB
LCtrl
Bit 0
Extended (7)
Page_select
Max_speed
Contender
REQUIRED
ISBR
Bit 1
IBR
Loop
Bit 2
Physical_ID
XXXXX
XXXXX
XXXXX
XXXXX
Pwr_fail
Register 0
Register 7
Jitter
Bit 3
PCI PHY/Link Open Host Controller Interface
Contents
Page_select
Page_select
RESERVED
Timeout
Bit 4
Gap_count
Port_event Enab_accel Enab_multi
Bit 5
Port_select
Total_ports
Delay
Pwr_class
Bit 6
FW322 06 1394a
R
Bit 7
PS
75

Related parts for l-fw322-06-db