ADV7340EBZ AD [Analog Devices], ADV7340EBZ Datasheet - Page 70

no-image

ADV7340EBZ

Manufacturer Part Number
ADV7340EBZ
Description
Manufacturer
AD [Analog Devices]
Datasheet
ADV7340/ADV7341
APPENDIX 1—COPY GENERATION MANAGEMENT SYSTEM
SD CGMS
Subaddress 0x99 to Subaddress 0x9B
The ADV7340/ADV7341 support copy generation management
system (CGMS) conforming to the EIAJ CPR-1204 and ARIB
TR-B15 standards. CGMS data is transmitted on Line 20 of the
odd fields and Line 283 of even fields. Subaddress 0x99,
Bits[6:5] control whether CGMS data is output on odd or even
fields or both.
SD CGMS data can only be transmitted when the ADV7340/
ADV7341 are configured in NTSC mode. The CGMS data is 20
bits long. The CGMS data is preceded by a reference pulse of
the same amplitude and duration as a CGMS bit (see Figure 91).
ED CGMS
Subaddress 0x41 to Subaddress 0x43
Subaddress 0x5E to Subaddress 0x6E
525p
The ADV7340/ADV7341 support copy generation management
system (CGMS) in 525p mode in accordance with EIAJ CPR-
1204-1.
When ED CGMS is enabled (Subaddress 0x32, Bit 6 = 1), 525p
CGMS data is inserted on Line 41. The 525p CGMS data
registers are at Subaddress 0x41, Subaddress 0x42, and
Subaddress 0x43.
The ADV7340/ADV7341 also support CGMS Type B packets in
525p mode in accordance with CEA-805-A.
When ED CGMS Type B is enabled (Subaddress 0x5E, Bit 0 =
1), 525p CGMS Type B data is inserted on Line 40. The 525p
CGMS Type B data registers are at Subaddress 0x5E to
Subaddress 0x6E.
625p
The ADV7340/ADV7341 support copy generation management
system (CGMS) in 625p mode in accordance with IEC62375
(2004).
When ED CGMS is enabled (Subaddress 0x32, Bit 6 = 1), 625p
CGMS data is inserted on Line 43. The 625p CGMS data
registers are at Subaddress 0x42 and Subaddress 0x43.
HD CGMS
Subaddress 0x41 to Subaddress 0x43
Subaddress 0x5E to Subaddress 0x6E
The ADV7340/ADV7341 support copy generation management
system (CGMS) in HD mode (720p and 1080i) in accordance
with EIAJ CPR-1204-2.
Rev. 0 | Page 70 of 88
When HD CGMS is enabled (Subaddress 0x32, Bit 6 = 1), 720p
CGMS data is applied to Line 24 of the luminance vertical
blanking interval.
When HD CGMS is enabled (Subaddress 0x32, Bit 6 = 1), 1080i
CGMS data is applied to Line 19 and Line 582 of the luminance
vertical blanking interval.
The HD CGMS data registers are at Subaddress 0x41,
Subaddress 0x42, and Subaddress 0x43.
The ADV7340/ADV7341 also support CGMS Type B packets in
HD mode (720p and 1080i) in accordance with CEA-805-A.
When HD CGMS Type B is enabled (Subaddress 0x5E, Bit 0 =
1), 720p CGMS data is applied to Line 23 of the luminance
vertical blanking interval.
When HD CGMS Type B is enabled (Subaddress 0x5E, Bit 0 =
1), 1080i CGMS data is applied to Line 18 and Line 581 of the
luminance vertical blanking interval.
The HD CGMS Type B data registers are at Subaddress 0x5E to
Subaddress 0x6E.
CGMS CRC FUNCTIONALITY
If SD CGMS CRC (Subaddress 0x99, Bit 4) or ED/HD CGMS
CRC (Subaddress 0x32, Bit 7) is enabled, the upper six CGMS
data bits, C19 to C14, which comprise the 6-bit CRC check
sequence, are automatically calculated on the
ADV7340/ADV7341. This calculation is based on the lower 14
bits (C13 to C0) of the data in the CGMS data registers and the
result is output with the remaining 14 bits to form the complete
20 bits of the CGMS data. The calculation of the CRC sequence
is based on the polynomial x
If SD CGMS CRC or ED/HD CGMS CRC are disabled, all
20 bits (C19 to C0) are output directly from the CGMS registers
(CRC must be calculated by the user manually).
If ED/HD CGMS Type B CRC (Subaddress 0x5E, Bit 1) is
enabled, the upper six CGMS Type B data bits (P122 to P127)
that comprise the 6-bit CRC check sequence are automatically
calculated on the ADV7340/ADV7341. This calculation is
based on the lower 128 bits (H0 to H5 and P0 to P121) of the
data in the CGMS Type B data registers. The result is output
with the remaining 128 bits to form the complete 134 bits of the
CGMS Type B data. The calculation of the CRC sequence is
based on the polynomial x
111111.
If ED/HD CGMS Type B CRC is disabled, all 134 bits (H0 to H5
and P0 to P127) are output directly from the CGMS Type B
registers (CRC must be calculated by the user manually).
6
6
+ x + 1 with a preset value of
+ x + 1 with a preset value of 111111.

Related parts for ADV7340EBZ