ATAM510X-ILQY ATMEL [ATMEL Corporation], ATAM510X-ILQY Datasheet - Page 36

no-image

ATAM510X-ILQY

Manufacturer Part Number
ATAM510X-ILQY
Description
MARC4 4-bit MTP Universal Microcontroller
Manufacturer
ATMEL [ATMEL Corporation]
Datasheet
36
ATAM510
Each timer represents a single maskable interrupt source (T0INT and T1INT), the priority of
which can be configured under program control. A Timer 0 interrupt can be caused by any of
three conditions (overflow, compare or end-of-measurement). The associated status register
(T0SR) differentiates between these. A status register is not necessary in Timer 1 as an interrupt
is caused only on a compare condition.
Figure 3-11. Timer/Counter Module
SUBCL
SUBCL
SYSCL
SYSCL
T0IN1
T0IN0
T1IN
TCCR
MUX
4:1
MUX
4:1
< = CPU Read/write registers
TCMO
rst
ck
Prescaler
T1CR
ck
rst
Prescaler
T0OUT0
MUX
T0CR
8:1
MUX
8:1
T1OUT
MUX
T0MO
2:1
control
control
Reload
control
Gating
Clock
16-bit mode
T1MO
Reload
control
control
Clock
up/down
reset
Int. enable
reset
Compare
Compare
up/down
Capture
carr
register
register
counter
T0CA
T0CP
y
Compare
Compare
up/down
Int. enable
register
Capture
register
counter
T1CA
T1CP
overflow
overflow
register
Status
Output
control
Output
control
T0SR
Int
Int
measu-
rement
Timer 0
Timer 1
end-of-
4711B–4BMCU–01/05
T0OUT1
T0OUT0
T0INT
T1INT
T1OUT

Related parts for ATAM510X-ILQY