SB82371 Intel Corporation, SB82371 Datasheet - Page 46
SB82371
Manufacturer Part Number
SB82371
Description
82371FB (PIIX) AND 82371SB (PIIX3) PCI ISA IDE XCELERATOR
Manufacturer
Intel Corporation
Datasheet
1.SB82371.pdf
(122 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SB82371SB
Manufacturer:
NSC
Quantity:
1 150
Company:
Part Number:
SB82371SB
Manufacturer:
INTEL
Quantity:
140
Part Number:
SB82371SB
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
SB82371SB (SU093)
Manufacturer:
INTEL
Quantity:
20 000
82371FB (PIIX) AND 82371SB (PIIX3)
2.2.23.
Address Offset:
Default Value:
Attribute:
The value in this register defines the duration of the STPCLK# asserted period when bit 2 in the SMICNTL
Register is set to 1. The value in this register is loaded into the STPCLK# Timer when STPCLK# is asserted.
The STPCLK# timer is a divide by PCI clock. The base count for a value of 0 is 42 sec for a 50 MHz time
base, 35 sec for a 60 MHz time base, 32 sec for a 66 MHz time base. These numbers are determined as
follows: # of PCI clocks STPCLK# is asserted (or negated) = 1 + 1056 X (programmed value in register +1).
46
15:9
8
7
6
5
4
3
2
1
0
7:0
Bit
Bit
CTLTMR—CLOCK SCALE STPCLK# LOW TIMER (Function 0)
Reserved
PIIX: Reserved.
PIIX3: Legacy USB SMI Status (RLUSB). This bit is set to 1 to indicate that the USB Legacy
Keyboard logic caused an SMI. Software sets this bit to a 0 by writing a 0 to it.
APM SMI Status (RAPMC). This bit is set to 1 to indicate that a write to the APM Control
Register caused an SMI. Software sets this bit to a 0 by writing a 0 to it.
EXTSMI# SMI Status (REXT). This bit is set to 1 to indicate that EXTSMI# caused an SMI.
Software sets this bit to a 0 by writing a 0 to it.
For the PIIX3, the EXTSMI# signal can be used to provide a special protocol between the
host-to-PCI bridge and the PIIX3 (see MSTAT Register description, 82h, function 0).
Fast Off Timer Expired Status (RFOT). This bit is set to 1 to indicate that the Fast Off Timer
expired and caused an SMI. Software sets this bit to a 0 by writing a 0 to it. Note that the timer
re-starts counting one the next clock after it expires.
IRQ12 Request SMI Status (RIRQ12). This bit is set to 1 to indicate that IRQ12 caused an
SMI. Software sets this bit to a 0 by writing a 0 to it.
IRQ8# Request SMI Status (RIRQ8). This bit is set to 1 to indicate that IRQ8# caused an
SMI. Software sets this bit to a 0 by writing a 0 to it.
IRQ4 Request SMI Status (RIRQ4). This bit is set to 1 to indicate that IRQ4 caused an SMI.
Software sets this bit to a 0 by writing a 0 to it.
IRQ3 Request SMI Status (RIRQ3). This bit is set to 1 to indicate that IRQ3 caused an SMI.
Software sets this bit to a 0 by writing a 0 to it.
IRQ1 Request SMI Status (RIRQ1). This bit is set to 1 to indicate that IRQ1 caused an SMI.
Software sets this bit to a 0 by writing a 0 to it.
Clock Scaling STPCLK# Low Timer Value. Bits [7:0] define the duration of the STPCLK#
asserted period during clock throttling.
ACh
00h
Read/Write
Description
Description