AM79C973VCW AMD [Advanced Micro Devices], AM79C973VCW Datasheet - Page 71
![no-image](/images/no-image-200.jpg)
AM79C973VCW
Manufacturer Part Number
AM79C973VCW
Description
Manufacturer
AMD [Advanced Micro Devices]
Datasheet
1.AM79C973VCW.pdf
(304 pages)
- Current page: 71 of 304
- Download datasheet (3Mb)
Destination Address Handling
The first 6 bytes of information after SFD will be inter-
preted as the destination address field. The MAC en-
gine provides facilities for physical (unicast), logical
(multicast), and broadcast address reception.
Error Detection
The MAC engine provides several facilities which re-
port and recover from errors on the medium. In addi-
tion, it protects the network from gross errors due to
inability of the host to keep pace with the MAC engine
activity.
On completion of transmission, the following transmit
status is available in the appropriate Transmit Message
Descriptor (TMD) and Control and Status Register
(CSR) areas:
In addition to the reporting of network errors, the MAC
engine will also attempt to prevent the creation of any
network error due to the inability of the host to service
the MAC engine. During transmission, if the host fails
to keep the transmit FIFO filled sufficiently, causing an
underflow, the MAC engine will guarantee the message
is either sent as a runt packet (which will be deleted by
the receiving station) or as an invalid FCS (which will
also cause the receiver to reject the message).
The status of each receive message is available in the
appropriate Receive Message Descriptor (RMD) and
CSR areas. All received frames are passed to the host
The number of transmission retry attempts (ONE,
MORE, RTRY, and TRC).
Whether the MAC engine had to Defer (DEF) due to
channel activity.
Excessive deferral (EXDEF), indicating that the
transmitter experienced Excessive Deferral on this
transmit frame, where Excessive Deferral is defined
in the ISO 8802-3 (IEEE/ANSI 802.3) standard.
Loss of Carrier (LCAR), indicating that there was an
interruption in the ability of the MAC engine to mon-
itor its own transmission. Repeated LCAR errors in-
dicate a potentially faulty transceiver or network
connection.
Late Collision (LCOL) indicates that the transmis-
sion suffered a collision after the slot time. This is in-
dicative of a badly configured network. Late
collisions should not occur in a normal operating
network.
Collision Error (CERR) indicates that the trans-
ceiver did not respond with an SQE Test message
within the first 4 ms after a transmission was com-
pleted. This may be due to a failed transceiver, dis-
connected or faulty transceiver drop cable, or
because the transceiver does not support this fea-
ture (or it is disabled). SQE Test is only valid for 10-
Mbps networks.
P R E L I M I N A R Y
Am79C973/Am79C975
regardless of any error. The FRAM error will only be re-
ported if an FCS error is detected and there is a non-
integral number of bytes in the message.
During the reception, the FCS is generated on every
nibble (including the dribbling bits) coming from the ca-
ble, although the internally saved FCS value is only up-
dated on the eighth bit (on each byte boundary). The
MAC engine will ignore up to 7 additional bits at the end
of a message (dribbling bits), which can occur under
normal network operating conditions. The framing error
is reported to the user as follows:
Counters are provided to report the Receive Collision
Count and Runt Packet Count, for network statistics
and utilization calculations.
Media Access Management
The basic requirement for all stations on the network is
to provide fairness of channel allocation. The IEEE
802.3/Ethernet protocols define a media access mech-
anism which permits all stations to access the channel
with equality. Any node can attempt to contend for the
channel by waiting for a predetermined time (Inter
Packet Gap) after the last activity, before transmitting
on the media. The channel is a multidrop communica-
tions media (with various topological configurations
permitted), which allows a single station to transmit and
all other stations to receive. If two nodes simulta-
neously contend for the channel, their signals will inter-
act causing loss of data, defined as a collision. It is the
responsibility of the MAC to attempt to avoid and
recover from a collision, to guarantee data integrity for
the end-to-end transmission to the receiving station.
Medium Allocation
The IEEE/ANSI 802.3 standard (ISO/IEC 8802-3 1990)
requires that the CSMA/CD MAC monitor the medium
for traffic by watching for carrier activity. When carrier is
detected, the media is considered busy, and the MAC
should defer to the existing message.
The ISO 8802-3 (IEEE/ANSI 802.3) standard also al-
lows optionally a two-part deferral after a receive mes-
sage.
If the number of dribbling bits are 1 to 7 and there is
no FCS error, then there is no Framing error (FRAM
= 0).
If the number of dribbling bits are 1 to 7 and there is
a FCS error, then there is also a Framing error
(FRAM = 1).
If the number of dribbling bits is 0, then there is no
Framing error. There may or may not be a FCS er-
ror.
If the number of dribbling bits is EIGHT, then there
is no Framing error. FCS error will be reported and
the receive message count will indicate one extra
byte.
71
Related parts for AM79C973VCW
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![AMD-751AC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
AMD-751ACAMD-751-TM System Controller Revision Guide
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-751](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
AMD-751AMD-751-TM System Controller Revision Guide
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-X5-133SFZ](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
AMD-X5-133SFZAm5X86? Microprocessor Family
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-8131BLC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
Hyper Transport PCI-X Tunnel
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-8111AC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
HyperTransport I/O Hub
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-640AC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
System Controller
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-K6](/images/no-image3.png)
Part Number:
Description:
AMD-K6 Processor
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet:
![AMD-K6-2E/400AFR](/images/no-image3.png)
Part Number:
Description:
AMD-K6™-2E Embedded Processor
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet:
![AMD-8132BLCT](/images/manufacturer_photos/0/0/44/amd__advanced_micro_devices__tmb.jpg)
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet:
![AMD-K6-IIIE+550ACR](/images/manufacturer_photos/0/0/44/amd__advanced_micro_devices__tmb.jpg)
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet:
![AMD-766AC](/images/no-image3.png)
Part Number:
Description:
Peripheral Bus Controller
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet: