S71GL064A08 SPANSION [SPANSION], S71GL064A08 Datasheet - Page 50

no-image

S71GL064A08

Manufacturer Part Number
S71GL064A08
Description
STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM
Manufacturer
SPANSION [SPANSION]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S71GL064A08BFW0B0
Manufacturer:
spansion
Quantity:
6 249
48
Chip Erase Command Sequence
Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writ-
ing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are
then followed by the chip erase command, which in turn invokes the Embedded Erase algo-
rithm. The device does not require the system to preprogram prior to erase. The Embedded
Erase algorithm automatically preprograms and verifies the entire memory for an all zero data
pattern prior to electrical erase. The system is not required to provide any controls or timings
during these operations.
command sequence.
When the Embedded Erase algorithm is complete, the device returns to the read mode and
addresses are no longer latched. The system can determine the status of the erase operation
by using DQ7, DQ6, or DQ2. Refer to the Write Operation Status section for information on
these status bits.
Any commands written during the chip erase operation are ignored. However, note that a
hardware reset immediately terminates the erase operation. If that occurs, the chip erase
command sequence should be reinitiated once the device has returned to reading array data,
to ensure data integrity.
Figure 6
erations table in the AC Characteristics section for parameters, and
timing diagrams.
illustrates the algorithm for the erase operation. Refer to the Erase and Program Op-
No
Figure 5. Program Suspend/Program Resume
Sequence in Progress
Program Operation
Write address/data
Write address/data
Program Suspend
or Write-to-Buffer
Device reverts to
operation prior to
Read data as
Wait 15 µs
XXXh/B0h
XXXh/30h
reading?
required
Table 10
Done
A d v a n c e
Yes
S71GL064A based MCPs
shows the address and data requirements for the chip erase
Write Program Suspend
Command Sequence
Command is also valid for
Erase-suspended-program
operations
Autoselect and SecSi Sector
read operations are also allowed
Data cannot be read from erase- or
program-suspended sectors
Write Program Resume
Command Sequence
I n f o r m a t i o n
Figure 18
S71GL064A_00_A2 February 8, 2005
section for

Related parts for S71GL064A08