LPC1778FBD144,551 NXP Semiconductors, LPC1778FBD144,551 Datasheet - Page 40

• Manufacturer Part Number: LPC1778FBD144,551
• Description: ARM Microcontrollers - MCU CORTEX-M3 512KB FL 96KB SRAM USB 2.0
• Manufacturer: NXP Semiconductors

Specifications of LPC1778FBD144,551

• Rohs: yes
• Core: ARM Cortex M3
• Processor Series: LPC178x
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 120 MHz
• Program Memory Size: 512 KB
• Data Ram Size: 64 KB
• On-chip Adc: Yes
• Operating Supply Voltage: 2.4 V to 3.6 V
• Package / Case: LQFP-144
• Mounting Style: SMD/SMT
• A/d Bit Size: 12 bit
• A/d Channels Available: 8
• Interface Type: CAN, I2C, I2S, SSP
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Number Of Programmable I/os: 165
• Number Of Timers: 4
• On-chip Dac: Yes
• Program Memory Type: Flash
• Factory Pack Quantity: 60
• Supply Voltage - Max: 3.6 V
• Supply Voltage - Min: 2.4 V

NXP Semiconductors
Table 5.
Not all functions are available on all parts. See
7. Functional description
LPC178X_7X
Product data sheet
Ball
Row J
1
5
9
13
Row K
1
5
9
13
Row L
1
5
9
13
Row M
1
5
9
13
Row N
1
5
9
13
Row P
1
5
9
13
Symbol
RESET
P0[13]
-
P0[18]
VBAT
P0[29]
P4[3]
P4[26]
P2[29]
P1[18]
V
V
P0[28]
P0[14]
P1[27]
P2[10]
P0[31]
P2[19]
V
P4[17]
P2[24]
P1[19]
P2[16]
P4[4]
SS
SS
DD(REG)(3V3)
Pin allocation table TFBGA180
7.1 Architectural overview
The ARM Cortex-M3 includes three AHB-Lite buses: the system bus, the I-code bus, and
the D-code bus. The I-code and D-code core buses are faster than the system bus and
are used similarly to Tightly Coupled Memory (TCM) interfaces: one bus dedicated for
instruction fetch (I-code) and one bus for data access (D-code). The use of two core
buses allows for simultaneous operations if concurrent operations target different devices.
Ball Symbol
2
6
10
14
2
6
10
14
2
6
10
14
2
6
10
14
2
6
10
14
2
6
10
14
RTCX1
-
P0[19]
V
P1[31]
P1[20]
P4[6]
P0[20]
XTAL1
P4[0]
P0[10]
P0[22]
P2[28]
P1[22]
P0[0]
P4[19]
USB_D-2
P1[21]
P1[29]
P2[12]
P2[25]
P2[20]
P1[28]
P4[18]
DD(3V3)
All information provided in this document is subject to legal disclaimers.
Table 2
Rev. 4.1 — 15 November 2012
and
Table 7
Ball
3
7
11
3
7
11
3
7
11
3
7
11
3
7
11
3
7
11
(EMC pins).
Symbol
RTCX2
-
P4[8]
-
P1[30]
P3[26]
P0[21]
-
P0[27]
P1[25]
V
-
P3[25]
P4[1]
P2[13]
-
P3[24]
P1[23]
P0[1]
-
P2[18]
P1[24]
P2[17]
-
DD(3V3)
32-bit ARM Cortex-M3 microcontroller
Ball
4
8
12
4
8
12
4
8
12
4
8
12
4
8
12
4
8
12
LPC178x/7x
Symbol
P0[12]
-
P0[17]
-
XTAL2
V
P4[7]
-
V
V
P5[2]
-
P3[23]
P4[2]
P2[11]
-
P0[30]
P2[21]
P4[16]
-
V
P1[26]
P0[11]
-
DD(3V3)
DD(3V3)
SSREG
SS
© NXP B.V. 2012. All rights reserved.
40 of 120