LPC1778FBD144,551 NXP Semiconductors, LPC1778FBD144,551 Datasheet - Page 91

• Manufacturer Part Number: LPC1778FBD144,551
• Description: ARM Microcontrollers - MCU CORTEX-M3 512KB FL 96KB SRAM USB 2.0
• Manufacturer: NXP Semiconductors

Specifications of LPC1778FBD144,551

• Rohs: yes
• Core: ARM Cortex M3
• Processor Series: LPC178x
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 120 MHz
• Program Memory Size: 512 KB
• Data Ram Size: 64 KB
• On-chip Adc: Yes
• Operating Supply Voltage: 2.4 V to 3.6 V
• Package / Case: LQFP-144
• Mounting Style: SMD/SMT
• A/d Bit Size: 12 bit
• A/d Channels Available: 8
• Interface Type: CAN, I2C, I2S, SSP
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Number Of Programmable I/os: 165
• Number Of Timers: 4
• On-chip Dac: Yes
• Program Memory Type: Flash
• Factory Pack Quantity: 60
• Supply Voltage - Max: 3.6 V
• Supply Voltage - Min: 2.4 V

NXP Semiconductors
LPC178X_7X
Product data sheet
Fig 23. I
SDA
SCL
2
C-bus pins clock timing
70 %
30 %
S
t
f
t
f
70 %
Table 25.
T
[1]
[2]
[3]
[4]
[5]
[6]
[7]
[8]
[9]
[10] A Fast-mode I
30 %
Symbol
t
t
HD;DAT
SU;DAT
amb
See the I
Parameters are valid over operating temperature range unless otherwise specified.
t
and the acknowledge.
A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the
V
C
The maximum t
output stage t
SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t
In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors
are used, designers should allow for this when considering bus timing.
The maximum t
the maximum of t
the device does not stretch the LOW period (t
data must be valid by the set-up time before it releases the clock.
t
transmission and the acknowledge.
250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period
of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next
data bit to the SDA line t
specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.
1 / f
HD;DAT
SU;DAT
=
IH
b

= total capacitance of one bus line in pF.
(min) of the SCL signal) to bridge the undefined region of the falling edge of SCL.
SCL
40
is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in
is the data hold time that is measured from the falling edge of SCL; applies to data in transmission

Dynamic characteristic: I
t
C to +85
2
HD;DAT
C-bus specification UM10204 for details.
Parameter
data hold time
data set-up
time
70 %
30 %
f
70 %
2
30 %
All information provided in this document is subject to legal disclaimers.
is specified at 250 ns. This allows series protection resistors to be connected in between the
C-bus device can be used in a Standard-mode I
HD;DAT
f
for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA
VD;DAT
t
SU;DAT

C.
Rev. 4.1 — 15 November 2012
could be 3.45 s and 0.9 s for Standard-mode and Fast-mode but must be less than
[2]
or t
r(max)
VD;ACK
[3][4][8]
[9][10]
+ t
70 %
SU;DAT
30 %
by a transition time (see UM10204). This maximum must only be met if
t
2
LOW
= 1000 + 250 = 1250 ns (according to the Standard-mode I
C-bus pins
Conditions
Standard-mode
Fast-mode
Fast-mode Plus
Standard-mode
Fast-mode
Fast-mode Plus
LOW
) of the SCL signal. If the clock stretches the SCL, the
t
HIGH
[1]
32-bit ARM Cortex-M3 microcontroller
70 %
30 %
t
2
VD;DAT
C-bus system but the requirement t
Min
0
0
0
250
100
50
LPC178x/7x
© NXP B.V. 2012. All rights reserved.
Max
-
-
-
-
-
-
002aaf425
f
.
91 of 120
Unit
s
s
s
ns
ns
ns
2
SU;DAT
C-bus
=