ADP1046DC1-EVALZ Analog Devices, ADP1046DC1-EVALZ Datasheet - Page 55

• Manufacturer Part Number: ADP1046DC1-EVALZ
• Description: Daughter Cards & OEM Boards ADP1046 Daughter Card
• Manufacturer: Analog Devices
• Series: ADP1046r

Specifications of ADP1046DC1-EVALZ

• Rohs: yes
• Product: Daughter Cards
• Description/function: 100 kHz daughter board
• Interface Type: I2C
• Maximum Operating Temperature: + 125 C
• Minimum Operating Temperature: - 40 C
• Operating Supply Voltage: 3.3 V
• Factory Pack Quantity: 1
• For Use With: ADP1046

Data Sheet
Table 32. Register 0x20—RTD Offset Trim (LSBs)
Bits
[7:0]
CURRENT SENSE AND CURRENT LIMIT REGISTERS
Table 33. Register 0x21—CS1 Gain Trim
Bits
7
[6:0]
Table 34. Register 0x22—CS1 Accurate OCP Limit
Bits
[7:5]
[4:0]
Table 35. Register 0x23—CS2 Gain Trim
Bits
[7:6]
5
[4:0]
Table 36. Register 0x24—CS2 Analog Offset Trim
Bits
7
6
[5:0]
Bit Name
RTD offset trim (LSBs)
Bit Name
Gain polarity
CS1 gain trim
Bit Name
CS1 fast OCP blanking
CS1 accurate OCP
Bit Name
Reserved
Offset polarity
CS2 offset trim
Bit Name
Reserved
Gain polarity
CS2 gain trim
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Description
These eight bits, together with Register 0x1C[0] (the MSB), set the amount of offset trim that
is applied to the RTD ADC reading.
Description
1 = negative gain is introduced.
0 = positive gain is introduced.
This value calibrates the primary side current sense gain. See the CS1 Trim section for more
information.
Description
These bits determine the blanking time for CS1 before fast OCP is enabled. This time is
measured from the start of a switching cycle. If using OUTAUX, the time is synchronized
with the rising edge of OUTAUX.
Bit 7
0
0
0
0
1
1
1
1
These bits set the CS1 accurate OCP threshold. The digital word that is output from the CS1 ADC
is compared with this threshold. If the CS1 ADC reading (Register 0x13) is greater than the OCP
threshold set by these bits, the CS1 accurate OCP flag is set. This value should be programmed
only after the CS1 trim has been performed. The range of these bits is from 0 to 31, that is,
0 V to 1.4 V in 43.75 mV steps. The following equation gives the CS1 accurate OCP threshold:
CS1_OCP_Threshold = (CS1_OCP_Limit × 1.4 V/32) + 16 × 1.4/2
Description
Reserved.
1 = negative gain is introduced.
0 = positive gain is introduced.
This register calibrates the secondary side (CS2) current sense gain. It calibrates for errors in
the sense resistor. See the CS2 Trim section for more information.
Description
Reserved.
1 = negative offset is introduced.
0 = positive offset is introduced.
This register calibrates the secondary side (CS2) current sense common-mode error. It
calibrates for errors in the resistor divider network. See the CS2 Trim section for more
information.
Bit 6
0
0
1
1
0
0
1
1
Rev. B | Page 55 of 92
Bit 5
0
1
0
1
0
1
0
1
Delay (ns)
0
40
80
120
200
400
600
800
12
ADP1046