LH28F320SKTD-ZR Sharp Microelectronics, LH28F320SKTD-ZR Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/6/603/sharp_microelectronics_sml.jpg)
LH28F320SKTD-ZR
Manufacturer Part Number
LH28F320SKTD-ZR
Description
IC FLASH 32MBIT 70NS 48TSOP
Manufacturer
Sharp Microelectronics
Datasheet
1.LH28F320SKTD-ZR.pdf
(70 pages)
Specifications of LH28F320SKTD-ZR
Format - Memory
FLASH
Memory Type
FLASH
Memory Size
32M (4Mx8, 2Mx16)
Speed
70ns
Interface
Parallel
Voltage - Supply
2.7 V ~ 3.6 V, 4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Package / Case
48-TSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
425-2463
LHF32KZR
LHF32KZR
1 INTRODUCTION
This
specifications. Section 1 provides a flash memory
overview. Sections 2, 3, 4, and 5 describe the
memory organization and functionality. Section 6
covers electrical specifications.
1.1 Product Overview
The LH28F320SKTD-ZR is a high-performance 32M-
bit Smart3/5 Dual Work Flash memory organized as
2MBx8/1MBx16 x 2Bnak. The 4MB of data is
arranged in sixty-four 64K-byte blocks which are
individually erasable, lockable, and unlockable in-
system. The memory map is shown in Figure 3.
Smart3/5 technology provides a choice of V
V
system performance and power expectations. 2.7V
V
5V V
performance. V
the need for a separate 12V converter, while V
maximizes erase and write performance. In addition
to flexible erase and program voltages, the dedicated
V
V
Internal
automatically configures the device for optimized
read and write operations.
A Command User Interface (CUI) serves as the
interface between the system processor and internal
operation of the device. A valid command sequence
written to the CUI initiates device automation. An
internal Write State Machine (WSM) automatically
executes the algorithms and timings necessary for
block erase, bank erase, (multi) word/byte write and
block lock-bit configuration operations.
PP
CC
PP
PP
Table 1. V
≤V
consumes approximately one-fifth the power of
combinations, as shown in Table 1, to meet
CC
pin gives complete data protection when
PPLK
V
datasheet
. But, 5V V
CC
Offered by Smart3/5 Technology
V
2.7V
3.3V
.
Voltage
5V
CC
CC
PP
and V
and
at 2.7V, 3.3V and 5V eliminates
contains
CC
PP
V
provides the highest read
Voltage Combinations
PP
2.7V, 3.3V, 5V
detection
LH28F320SKTD-ZR
V
PP
3.3V, 5V
Voltage
5V
Circuitry
CC
PP
=5V
and
LHF32KZR
A block erase operation erases one of the device’s
64K-byte blocks typically within 0.34s (5V V
V
independently erased 100,000 times (3.2 million
block erases per bank). Block erase suspend mode
allows system software to suspend block erase to
read or write data from any other block.
A word/byte write is performed in byte increments
typically within 9.24µs (5V V
word/byte write has high speed write performance of
2µs/byte (5V V
suspend mode enables the system to read data or
execute code from any other flash memory array
location.
Individual block locking uses a combination of bits
and WP#, Sixty-four block lock-bits, to lock and
unlock blocks. Block lock-bits gate block erase, bank
erase and (multi) word/byte write operations. Block
lock-bit configuration operations (Set Block Lock-Bit
and Clear Block Lock-Bits commands) set and
cleared block lock-bits.
The status register indicates when the WSM’s block
erase, bank erase, (multi) word/byte write or block
lock-bit configuration operation is finished.
The STS output gives an additional indicator of WSM
activity by providing both a hardware signal of status
(versus
(interrupt masking for background block erase, for
example). Status polling using STS minimizes both
CPU overhead and system power consumption. STS
pin can be configured to different states using the
Configuration command. The STS pin defaults to
RY/BY# operation. When low, STS indicates that the
WSM is performing a block erase, bank erase, (multi)
word/byte write or block lock-bit configuration. STS-
High Z indicates that the WSM is ready for a new
command, block erase is suspended and (multi)
word/byte write are inactive, (multi) word/byte write
are suspended, or the device is in deep power-down
mode. The other 3 alternate configurations are all
pulse mode for use as a system interrupt.
PP
) independent of other blocks. Each block can be
software
CC
, 5V V
polling)
PP
). (Multi) Word/byte write
and
CC
, 5V V
status
PP
). A multi
masking
CC
, 5V
3