LH28F320SKTD-ZR Sharp Microelectronics, LH28F320SKTD-ZR Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/6/603/sharp_microelectronics_sml.jpg)
LH28F320SKTD-ZR
Manufacturer Part Number
LH28F320SKTD-ZR
Description
IC FLASH 32MBIT 70NS 48TSOP
Manufacturer
Sharp Microelectronics
Datasheet
1.LH28F320SKTD-ZR.pdf
(70 pages)
Specifications of LH28F320SKTD-ZR
Format - Memory
FLASH
Memory Type
FLASH
Memory Size
32M (4Mx8, 2Mx16)
Speed
70ns
Interface
Parallel
Voltage - Supply
2.7 V ~ 3.6 V, 4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Package / Case
48-TSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
425-2463
LHF32KZR
LHF32KZR
The access time is 70ns (t
temperature range (0°C to +70°C) and V
voltage range of 4.75V-5.25V. At lower V
the access times are 80ns (4.5V-5.5V), 100ns (3.0V-
3.6V) and 120ns (2.7V-3.6V).
The
substantially reduces active current when the device
is in static mode (addresses not switching). In APS
mode, the typical I
When either BE
at V
When the RP# pin is at GND, deep power-down
CC
A
Bank0
0
Automatic
-A
, the I
20
Bank1
Address
Address
Counter
Buffer
Latch
Input
CC
0
# or BE
CMOS standby mode is enabled.
CCR
Power
Decoder
Decoder
current is 1 mA at 5V V
1L
Y
X
#, BE
AVQV
Savings
Output
Buffer
) over the commercial
1H
# and RP# pins are
(APS)
Comparator
DQ
Idenrifier
Register
Register
Status
Query
CC
ROM
Data
0
Y Gating
-DQ
64KByte
CC
Blocks
Figure 1. Block Diagram
voltages,
32
15
CC
feature
supply
.
LHF32KZR
Buffer
Input
Multiplexer
mode
consumption and provides write protection during
reset. A reset time (t
switching high until outputs are valid. Likewise, the
device has a wake time (t
writes to the CUI are recognized. With RP# at GND,
the WSM is reset and the status register is cleared.
The device is available in 56-Lead TSOP (Thin Small
Outline Package, 1.2 mm thick). Pinout is shown in
Figure 2.
Command
Write State
Register
Machine
is
enabled
Program/Erase
Voltage Switch
I/O Logic
PHQV
which
PHEL
BYTE#
V
WE#
OE#
STS
V
RP#
WP#
) is required from RP#
V
GND
CC
PP
CC
) from RP#-high until
minimizes
BE
BE
BE
BE
power
0
1H
0
1L
#
#
#
#
4