C8051F320-TB Silicon Laboratories Inc, C8051F320-TB Datasheet - Page 185

no-image

C8051F320-TB

Manufacturer Part Number
C8051F320-TB
Description
BOARD PROTOTYPING W/C8051F320
Manufacturer
Silicon Laboratories Inc
Type
MCUr
Datasheets

Specifications of C8051F320-TB

Contents
Board
Processor To Be Evaluated
C8051F320/F321
Interface Type
USB
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With/related Products
C8051F320
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
1000
0100
0101
Values Read
1
0
0
0
0
0
0
0
1
X
Table 16.4. SMBus Status Decoding (Continued)
X
X
X
0
1
Current SMbus State
A master data byte was received;
ACK requested.
A slave byte was transmitted;
NACK received.
A slave byte was transmitted;
ACK received.
A Slave byte was transmitted;
error detected.
An illegal STOP or bus error was
detected while a Slave Transmis-
sion was in progress.
Rev. 1.4
Typical Response Options
Acknowledge received byte;
Read SMB0DAT.
Send NACK to indicate last
byte, and send STOP.
Send NACK to indicate last
byte, and send STOP fol-
lowed by START.
Send ACK followed by
repeated START.
Send NACK to indicate last
byte, and send repeated
START.
Send ACK and switch to
Master Transmitter Mode
(write to SMB0DAT before
clearing SI).
Send NACK and switch to
Master Transmitter Mode
(write to SMB0DAT before
clearing SI).
No action required (expect-
ing STOP condition).
Load SMB0DAT with next
data byte to transmit.
No action required (expect-
ing Master to end transfer).
Clear STO.
C8051F320/1
0
0
1
1
1
0
0
0
0
0
0
Written
Values
0
1
1
0
0
0
0
0
0
0
0
1
0
0
1
0
1
0
X
X
X
X
185

Related parts for C8051F320-TB