CY3220LINBUS-RD Cypress Semiconductor Corp, CY3220LINBUS-RD Datasheet - Page 13

• Manufacturer Part Number: CY3220LINBUS-RD
• Description: KIT REF DESIGN LIN BUS
• Manufacturer: Cypress Semiconductor Corp
• Series: PSoC®r

Specifications of CY3220LINBUS-RD

• Main Purpose: Interface, LIN
• Embedded: Yes, MCU, 8-Bit
• Utilized Ic / Part: CY8C27143, CY8C27443
• Processor To Be Evaluated: CY8C27143-24PXI and CY8C27443-24PXI
• Interface Type: RS-232
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Contains lead / RoHS non-compliant
• Other names: 428-1926

2.1
The LIN bus, Local Interconnect Network, is an asynchro-
nous, 1 wire, single master, multiple slave network. It is most
commonly used in automobile networks.
2.2
■
■
■
■
■
■
■
Figure 2-1. Structure of a LIN Frame
2.3
2.3.1
The LIN communication takes place in frames. Figure 2-1
shows the structure of a frame.
October 25, 2006
2.
Single master, multiple slaves - up to 16 slaves.
Message-based protocol.
Single wire - maximum 40 m.
Data rates of 2.4K, 4.8K, 9.6K and 19.2K are supported
by master.
Slaves capable of synchronizing to any baud rate from
2K to 20K.
Self synchronization of slaves to master’s speed.
Data format similar to common serial UART format.
System Architecture
Overview
Features of the PSoC LIN
Bus 2.0 Design
LIN Frame
Basic LIN Frame
Cypress Semiconductor – Rev. **
■
■
■
■
■
It is made of a break field followed by 4 to 11 byte fields.
Each byte field is transmitted as a serial byte as shown in
Figure 2-2.
Safe behavior with data checksums and bit-error detec-
tion.
100% LIN Bus 2.0 protocol-compliant.
Master design uses minimal resources (only three digital
blocks) and is easy to implement (using overlapping
configurations).
Slave designs use minimal resources (only four digital
blocks) and are easy to implement (using overlapping
configurations). The slave design for the CY8C21x34
device family uses the least amount of system
resources.
The PSoC design IP is provided for master and slave
nodes in the following device families:
❐
❐
❐
❐
CY8C29x66 Industrial
CY8C27x43 Automotive
CY8C27x43 Industrial
CY8C21x34 Industrial
11