PIC18F458T-I/PT Microchip Technology, PIC18F458T-I/PT Datasheet - Page 234

IC MCU FLASH 16KX16 W/CAN 44TQFP

PIC18F458T-I/PT

Manufacturer Part Number
PIC18F458T-I/PT
Description
IC MCU FLASH 16KX16 W/CAN 44TQFP
Manufacturer
Microchip Technology
Series
PIC® 18Fr

Specifications of PIC18F458T-I/PT

Core Processor
PIC
Core Size
8-Bit
Speed
40MHz
Connectivity
CAN, I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number Of I /o
33
Program Memory Size
32KB (16K x 16)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
1.5K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
44-TQFP, 44-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F458T-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
19.6
The message acceptance filters and masks are used to
determine if a message in the message assembly
buffer should be loaded into either of the receive buff-
ers. Once a valid message has been received into the
MAB, the identifier fields of the message are compared
to the filter values. If there is a match, that message will
be loaded into the appropriate receive buffer. The filter
masks are used to determine which bits in the identifier
are examined with the filters. A truth table is shown
below in Table 19-2 that indicates how each bit in the
identifier is compared to the masks and filters to deter-
mine if a message should be loaded into a receive
buffer. The mask essentially determines which bits to
apply the acceptance filters to. If any mask bit is set to
a zero, then that bit will automatically be accepted
regardless of the filter bit.
TABLE 19-2:
As shown in the receive buffer block diagram
(Figure 19-4), acceptance filters RXF0 and RXF1 and
filter mask RXM0 are associated with RXB0. Filters
RXF2, RXF3, RXF4 and RXF5 and mask RXM1 are
associated with RXB1. When a filter matches and a
message is loaded into the receive buffer, the filter
number that enabled the message reception is loaded
into the FILHIT bit(s).
FIGURE 19-6:
DS41159E-page 232
PIC18FXX8
Legend:
Mask
bit n
0
1
1
1
1
RXFn
Message Acceptance Filters
and Masks
x = don’t care
0
Filter bit n
Acceptance Filter Register
Message Assembly Buffer
x
0
0
1
1
FILTER/MASK TRUTH TABLE
RXFn
MESSAGE ACCEPTANCE MASK AND FILTER OPERATION
Identifier
1
Message
Identifier
bit n001
x
0
1
0
1
RXFn
n
Accept or
Reject
Accept
Accept
Accept
Reject
Reject
bit n
RXMn
0
Acceptance Mask Register
RXMn
For RXB1, the RXB1CON register contains the
FILHIT<2:0> bits. They are coded as follows:
• 101 = Acceptance Filter 5 (RXF5)
• 100 = Acceptance Filter 4 (RXF4)
• 011 = Acceptance Filter 3 (RXF3)
• 010 = Acceptance Filter 2 (RXF2)
• 001 = Acceptance Filter 1 (RXF1)
• 000 = Acceptance Filter 0 (RXF0)
The coding of the RXB0DBEN bit enables these three
bits to be used similarly to the FILHIT bits and to
distinguish a hit on filter RXF0 and RXF1, in either
RXB0, or after a rollover into RXB1.
• 111 = Acceptance Filter 1 (RXF1)
• 110 = Acceptance Filter 0 (RXF0)
• 001 = Acceptance Filter 1 (RXF1)
• 000 = Acceptance Filter 0
If the RXB0DBEN bit is clear, there are six codes
corresponding to the six filters. If the RXB0DBEN bit is
set, there are six codes corresponding to the six filters
plus two additional codes corresponding to RXF0 and
RXF1 filters that rollover into RXB1.
If more than one acceptance filter matches, the FILHIT
bits will encode the binary value of the lowest
numbered filter that matched. In other words, if filter
RXF2 and filter RXF4 match, FILHIT will be loaded with
the value for RXF2. This essentially prioritizes the
acceptance filters with a lower number filter having
higher priority. Messages are compared to filters in
ascending order of filter number.
The mask and filter registers can only be modified
when the PIC18FXX8 is in Configuration mode. The
mask and filter registers cannot be read outside of
Configuration mode. When outside of Configuration
mode, all mask and filter registers will be read as ‘0’.
Note:
1
RXMn
‘000’ and ‘001’ can only occur if the
RXB0DBEN bit is set in the RXB0CON
register allowing RXB0 messages to
rollover into RXB1.
n
© 2006 Microchip Technology Inc.
RxRqst

Related parts for PIC18F458T-I/PT