PIC18F458T-I/PT Microchip Technology, PIC18F458T-I/PT Datasheet - Page 278

IC MCU FLASH 16KX16 W/CAN 44TQFP

PIC18F458T-I/PT

Manufacturer Part Number
PIC18F458T-I/PT
Description
IC MCU FLASH 16KX16 W/CAN 44TQFP
Manufacturer
Microchip Technology
Series
PIC® 18Fr

Specifications of PIC18F458T-I/PT

Core Processor
PIC
Core Size
8-Bit
Speed
40MHz
Connectivity
CAN, I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number Of I /o
33
Program Memory Size
32KB (16K x 16)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
1.5K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
44-TQFP, 44-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F458T-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
24.4
The overall structure of the code protection on the
PIC18 Flash devices differs significantly from other
PICmicro devices.
The user program memory is divided into five blocks.
One of these is a boot block of 512 bytes. The remain-
der of the memory is divided into four blocks on binary
boundaries.
FIGURE 24-3:
TABLE 24-3:
DS41159E-page 276
PIC18FXX8
300008h
300009h
30000Ah
30000Bh
30000Ch
30000Dh
Legend: Shaded cells are unimplemented.
File Name
Program Verification and
Code Protection
Unimplemented
Unimplemented
Unimplemented
(PIC18FX48)
16 Kbytes
Boot Block
Read ‘0’s
Read ‘0’s
Read ‘0’s
CONFIG5L
CONFIG5H
CONFIG6L
CONFIG6H
CONFIG7L
CONFIG7H
Block 0
Block 1
SUMMARY OF CODE PROTECTION REGISTERS
MEMORY SIZE/DEVICE
CODE-PROTECTED PROGRAM MEMORY FOR PIC18FXX8
WRTD
Bit 7
CPD
Unimplemented
(PIC18FX58)
Boot Block
32 Kbytes
Read ‘0’s
Block 0
Block 1
Block 2
Block 3
EBTRB
WRTB
Bit 6
CPB
WRTC
Bit 5
000000h
0001FFh
000200h
001FFFh
002000h
003FFFh
004000h
005FFFh
006000h
007FFFh
008000h
1FFFFFh
Address
Range
Each of the five blocks has three code protection bits
associated with them. They are:
• Code-Protect bit (CPn)
• Write-Protect bit (WRTn)
• External Block Table Read bit (EBTRn)
Figure 24-3 shows the program memory organization
for 16 and 32-Kbyte devices and the specific code
protection bit associated with each block. The actual
locations of the bits are summarized in Table 24-3.
Bit 4
(Unimplemented Memory Space)
EBTR3
WRT3
Bit 3
CP3
Block Code Protection
CPB, WRTB, EBTRB
CP0, WRT0, EBTR0
CP1, WRT1, EBTR1
CP2, WRT2, EBTR2
CP3, WRT3, EBTR3
Controlled By:
EBTR2
WRT2
Bit 2
CP2
© 2006 Microchip Technology Inc.
EBTR1
WRT1
Bit 1
CP1
EBTR0
WRT0
Bit 0
CP0

Related parts for PIC18F458T-I/PT