IC WIRELESS USB 2.4GHZ 28-SOIC

CYWUSB6934-28SEC

Manufacturer Part NumberCYWUSB6934-28SEC
DescriptionIC WIRELESS USB 2.4GHZ 28-SOIC
ManufacturerCypress Semiconductor Corp
CYWUSB6934-28SEC datasheets
 


Specifications of CYWUSB6934-28SEC

Frequency2.4GHzData Rate - Maximum62.5kbps
Modulation Or ProtocolDSSS, GFSKApplicationsHID, PC, Peripheral Gaming Devices
Power - Output0dBmSensitivity-90dBm
Voltage - Supply2.7 V ~ 3.6 VData InterfacePCB, Surface Mount
Antenna ConnectorPCB, Surface MountOperating Temperature0°C ~ 70°C
Package / Case28-SOICOperating Temperature (min)0C
Operating Temperature (max)70COperating Temperature ClassificationCommercial
Operating Supply Voltage (min)2.7VOperating Supply Voltage (typ)3V
Operating Supply Voltage (max)3.6VLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Memory Size-Current - Transmitting-
Current - Receiving-Other names428-1580-5
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
Page 12/30

Download datasheet (305Kb)Embed
PrevNext
Addr: 0x08
7
6
Valid B
Flow Violation
EOF B
B
Bit
Name
Description
7
Valid B
The Valid B bit is true when all the bits in the Receive SERDES Data B register (Reg 0x0B) are valid.
1 = All bits are valid for Receive SERDES Data B.
0 = Not all bits are valid for Receive SERDES Data B.
When data is written into the Receive SERDES Data B register (Reg 0x0B) this bit is set if all of the bits within the byte
that has been written are valid. This bit cannot generate an interrupt.
6
Flow Violation
The Flow Violation B bit is used to signal whether an overflow or underflow condition has occurred for the Receive
B
SERDES Data B register (Reg 0x0B).
1 = Overflow/underflow interrupt pending for Receive SERDES Data B.
0 = No overflow/underflow interrupt pending for Receive SERDES Data B.
Overflow conditions occur when the radio loads new data into the Receive SERDES Data B register (Reg 0x0B) before
the prior data has been read. Underflow conditions occur when trying to read the Receive SERDES Data B register
(Reg 0x0B) when the register is empty. This bit is cleared by reading the Receive Interrupt Status register (Reg 0x08)
5
EOF B
The End of Frame B bit is used to signal whether an EOF event has occurred on the Channel B receive.
1 = EOF interrupt pending for Channel B.
0 = No EOF interrupt pending for Channel B.
An EOF condition occurs for the Channel B Receiver when receive has begun and then the number of bit times
specified in the SERDES Control register (Reg 0x06) elapse without any valid bits being received. This bit is cleared
by reading the Receive Interrupt Status register (Reg 0x08)
4
Full B
The Full B bit is used to signal when the Receive SERDES Data B register (Reg 0x0B) is filled with data.
1 = Receive SERDES Data B full interrupt pending.
0 = No Receive SERDES Data B full interrupt pending.
A Full B condition occurs when data is transferred from the Channel B Receiver into the Receive SERDES Data B
register (Reg 0x0B). This could occur when a complete byte is received or when an EOF event occurs whether or not
a complete byte has been received.
3
Valid A
The Valid A bit is true when all of the bits in the Receive SERDES Data A Register (Reg 0x09) are valid.
1 = All bits are valid for Receive SERDES Data A.
0 = Not all bits are valid for Receive SERDES Data A.
When data is written into the Receive SERDES Data A register (Reg 0x09) this bit is set if all of the bits within the byte
that has been written are valid. This bit cannot generate an interrupt.
2
Flow Violation
The Flow Violation A bit is used to signal whether an overflow or underflow condition has occurred for the Receive
A
SERDES Data A register (Reg 0x09).
1 = Overflow/underflow interrupt pending for Receive SERDES Data A.
0 = No overflow/underflow interrupt pending for Receive SERDES Data A.
Overflow conditions occur when the radio loads new data into the Receive SERDES Data A register (Reg 0x09) before
the prior data has been read. Underflow conditions occur when trying to read the Receive SERDES Data A register
(Reg 0x09) when the register is empty. This bit is cleared by reading the Receive Interrupt Status register (Reg 0x08)
1
EOF A
The End of Frame A bit is used to signal whether an EOF event has occurred on the Channel A receive.
1 = EOF interrupt pending for Channel A.
0 = No EOF interrupt pending for Channel A.
An EOF condition occurs for the Channel A Receiver when receive has begun and then the number of bit times
specified in the SERDES Control register (0x06) elapse without any valid bits being received. This bit is cleared by
reading the Receive Interrupt Status register (Reg 0x08).
0
Full A
The Full A bit is used to signal when the Receive SERDES Data A register (Reg 0x09) is filled with data.
1 = Receive SERDES Data A full interrupt pending.
0 = No Receive SERDES Data A full interrupt pending.
A Full A condition occurs when data is transferred from the Channel A Receiver into the Receive SERDES Data A
Register (Reg 0x09). This could occur when a complete byte is received or when an EOF event occurs whether or not
a complete byte has been received.
Note:
4.
All status bits are set and readable in the registers regardless of IRQ enable status. This allows a polling scheme to be implemented without enabling IRQs. The
status bits are affected by TX Enable and RX Enable (Reg 0x03, bits 7:6). For example, the receive status will read 0 if the IC is not in receive mode. These
registers are read-only.
Document 38-16007 Rev. *G
REG_RX_INT_STAT
5
4
3
Full B
Valid A
Figure 7-7. Receive SERDES Interrupt Status
CYWUSB6932
CYWUSB6934
Default: 0x00
2
1
Flow Violation
EOF A
Full A
A
[4]
Page 12 of 30
0