IC WIRELESS USB 2.4GHZ 28-SOIC

CYWUSB6934-28SEC

Manufacturer Part NumberCYWUSB6934-28SEC
DescriptionIC WIRELESS USB 2.4GHZ 28-SOIC
ManufacturerCypress Semiconductor Corp
CYWUSB6934-28SEC datasheets
 


Specifications of CYWUSB6934-28SEC

Frequency2.4GHzData Rate - Maximum62.5kbps
Modulation Or ProtocolDSSS, GFSKApplicationsHID, PC, Peripheral Gaming Devices
Power - Output0dBmSensitivity-90dBm
Voltage - Supply2.7 V ~ 3.6 VData InterfacePCB, Surface Mount
Antenna ConnectorPCB, Surface MountOperating Temperature0°C ~ 70°C
Package / Case28-SOICOperating Temperature (min)0C
Operating Temperature (max)70COperating Temperature ClassificationCommercial
Operating Supply Voltage (min)2.7VOperating Supply Voltage (typ)3V
Operating Supply Voltage (max)3.6VLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Memory Size-Current - Transmitting-
Current - Receiving-Other names428-1580-5
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
Page 20/30

Download datasheet (305Kb)Embed
PrevNext
Addr: 0x24
7
6
Reserved
Clock Output
Disable
Bit
Name
Description
7
Reserved
This bit is reserved and should be written with zero.
6
Clock Output
The Clock Output Disable bit disables the 13 MHz clock driven on the X13OUT pin.
Disable
1 = No 13 MHz clock driven externa
0 = 13 MHz clock driven externally
If the 13 MHz clock is driven on the X13OUT pin then receive sensitivity will be reduced by -4 dBm on channels
5+13 n . By default the 13 MHz clock output pin is enabled. This pin is useful for adjusting the 13 MHz clock, but it
interfere with every 13th channel beginning with 2.405GHz channel. Therefore, it is recommended that the 13 MHz
clock output pin be disabled when not in use.
5:0
Crystal Adjust
The Crystal Adjust value is used to calibrate the on-chip parallel load capacitance supplied to the crystal. Each
increment of the Crystal Adjust value typically adds 0.135 pF of parallel load capacitance. The total range is 8.5
pF, starting at 8.65 pF. These numbers do not include PCB parasitics, which can add an additional 1-2 pF.
Addr: 0x26
7
6
VCO Slope Enable
Bit
Name
Description
7:6
VCO Slope Enable
The Voltage Controlled Oscillator (VCO) Slope Enable bits are used to specify the amount of variance automatically
(Write-Only)
added to the VCO.
11 = -5/+5 VCO adjust. The application MCU must configure this option during initialization.
10 = -2/+3 VCO adjust.
01 = Reserved.
00 = No VCO adjust.
These bits are undefined for read operations.
5:0
Reserved
These bits are reserved and should be written with zeroes.
Addr: 0x2E
7
6
Reg Power
Control
Bit
Name
Description
7
Reg Power
When set, this bit disables unused circuitry and saves radio power. The user must set Reg 0x20, bit 6=1 to enable writes
Control
to Reg 0x2E. The application MCU must set this bit during initialization.
6:0
Reserved
These bits are reserved and should be written with zeroes.
Document 38-16007 Rev. *G
REG_CRYSTAL_ADJ
5
4
3
Crystal Adjust
Figure 7-25. Crystal Adjust
ll
.
y
.
REG_VCO_CAL
5
4
3
Reserved
Figure 7-26. VCO Calibration
REG_PWR_CTL
5
4
3
Reserved
Figure 7-27. Reg Power Control
CYWUSB6932
CYWUSB6934
Default: 0x00
2
1
0
Default: 0x00
2
1
0
Default: 0x00
2
1
0
Page 20 of 30