IC WIRELESS USB 2.4GHZ 28-SOIC

CYWUSB6934-28SEC

Manufacturer Part NumberCYWUSB6934-28SEC
DescriptionIC WIRELESS USB 2.4GHZ 28-SOIC
ManufacturerCypress Semiconductor Corp
CYWUSB6934-28SEC datasheets
 


Specifications of CYWUSB6934-28SEC

Frequency2.4GHzData Rate - Maximum62.5kbps
Modulation Or ProtocolDSSS, GFSKApplicationsHID, PC, Peripheral Gaming Devices
Power - Output0dBmSensitivity-90dBm
Voltage - Supply2.7 V ~ 3.6 VData InterfacePCB, Surface Mount
Antenna ConnectorPCB, Surface MountOperating Temperature0°C ~ 70°C
Package / Case28-SOICOperating Temperature (min)0C
Operating Temperature (max)70COperating Temperature ClassificationCommercial
Operating Supply Voltage (min)2.7VOperating Supply Voltage (typ)3V
Operating Supply Voltage (max)3.6VLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Memory Size-Current - Transmitting-
Current - Receiving-Other names428-1580-5
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
Page 14/30

Download datasheet (305Kb)Embed
PrevNext
Addr: 0x0D
7
6
Reserved
Bit
Name
Description
These bits are reserved and should be written with zeroes.
7:4
Reserved
The Underflow bit is used to enable the interrupt associated with an underflow condition associated with the Transmit
3
Underflow
SERDES Data register (Reg 0x0F)
1 = Underflow interrupt enabled.
0 = Underflow interrupt disabled.
An underflow condition occurs when attempting to transmit while the Transmit SERDES Data register (Reg 0x0F) does not
have any data.
The Overflow bit is used to enabled the interrupt associated with an overflow condition with the Transmit SERDES Data
2
Overflow
register (0x0F).
1 = Overflow interrupt enabled.
0 = Overflow interrupt disabled.
An overflow condition occurs when attempting to write new data to the Transmit SERDES Data register (Reg 0x0F) before
the preceding data has been transferred to the transmit shift register.
1
Done
The Done bit is used to enable the interrupt that signals the end of the transmission of data.
1 = Done interrupt enabled.
0 = Done interrupt disabled.
The Done condition occurs when the Transmit SERDES Data register (Reg 0x0F) has transmitted all of its data and there
is no more data for it to transmit.
0
Empty
The Empty bit is used to enable the interrupt that signals when the Transmit SERDES register (Reg 0x0F) is empty.
1 = Empty interrupt enabled.
0 = Empty interrupt disabled.
The Empty condition occurs when the Transmit SERDES Data register (Reg 0x0F) is loaded into the transmit buffer and
it's safe to load the next byte
Document 38-16007 Rev. *G
REG_TX_INT_EN
5
4
3
Underflow
Figure 7-12. Transmit SERDES Interrupt Enable
CYWUSB6932
CYWUSB6934
Default: 0x00
2
1
0
Overflow
Done
Empty
Page 14 of 30