CS42518-CQZR Cirrus Logic Inc, CS42518-CQZR Datasheet - Page 47

Audio CODECs IC 110dB 192kHz 8Ch Mlt-Ch CODEC

CS42518-CQZR

Manufacturer Part Number
CS42518-CQZR
Description
Audio CODECs IC 110dB 192kHz 8Ch Mlt-Ch CODEC
Manufacturer
Cirrus Logic Inc
Datasheet

Specifications of CS42518-CQZR

Number Of Adc Inputs
2
Number Of Dac Outputs
8
Conversion Rate
192 KSPs
Interface Type
Serial (I2C, SPI)
Resolution
24 bit
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Package / Case
LQFP-64
Minimum Operating Temperature
- 10 C
Number Of Channels
2 ADC, 8 DAC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS42518-CQZR
Manufacturer:
INTEL
Quantity:
307
Part Number:
CS42518-CQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS42518-CQZR
Manufacturer:
CIRRUSLOGIC
Quantity:
20 000
DS584F1
6.3
6.3.1
6.3.2
6.3.3
6.3.4
PDN_RCVR1 PDN_RCVR0
7
Power Control (address 02h)
POWER DOWN RECEIVER (PDN_RCVRX)
POWER DOWN ADC (PDN_ADC)
POWER DOWN DAC PAIRS (PDN_DACX)
POWER DOWN (PDN)
Default = 10
00 - Receiver and PLL in normal operational mode.
01 - Receiver and PLL held in a reset state. Equivalent to setting 11.
10 - Reserved.
11 - Receiver and PLL held in a reset state. Equivalent to setting 01.
Function:
Default = 0
Function:
Default = 0
Function:
Default = 1
Function:
Places the S/PDIF receiver and PLL in a reset state. It is advised that any change of these bits be
made while the DACs are muted or the power-down bit (PDN) is enabled to eliminate the possibility
of audible artifacts.
It should be noted that, for Revision C compatibility, PDN_RCVR1 may be set to ‘0’ and receiver op-
eration may be controlled with the PDN_RCVR0 bit.
When enabled the stereo analog to digital converter will remain in a reset state. It is advised that any
change of this bit be made while the DACs are muted or the power-down bit (PDN) is enabled to elim-
inate the possibility of audible artifacts.
When enabled the respective DAC channel pair x (AOUTAx and AOUTBx) will remain in a reset state.
The entire device will enter a low-power state when this function is enabled, and the contents of the
control registers are retained in this mode. The power-down bit defaults to ‘enabled’ on power-up and
must be disabled before normal operation can occur.
6
PDN_ADC
5
PDN_DAC4
4
PDN_DAC3
3
PDN_DAC2
2
PDN_DAC1
1
CS42518
PDN
0
47

Related parts for CS42518-CQZR