CS42518-CQZR Cirrus Logic Inc, CS42518-CQZR Datasheet - Page 77

Audio CODECs IC 110dB 192kHz 8Ch Mlt-Ch CODEC

CS42518-CQZR

Manufacturer Part Number
CS42518-CQZR
Description
Audio CODECs IC 110dB 192kHz 8Ch Mlt-Ch CODEC
Manufacturer
Cirrus Logic Inc
Datasheet

Specifications of CS42518-CQZR

Number Of Adc Inputs
2
Number Of Dac Outputs
8
Conversion Rate
192 KSPs
Interface Type
Serial (I2C, SPI)
Resolution
24 bit
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Package / Case
LQFP-64
Minimum Operating Temperature
- 10 C
Number Of Channels
2 ADC, 8 DAC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS42518-CQZR
Manufacturer:
INTEL
Quantity:
307
Part Number:
CS42518-CQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS42518-CQZR
Manufacturer:
CIRRUSLOGIC
Quantity:
20 000
DS584F1
10.APPENDIX C: PLL FILTER
The PLL has been designed to only use the preambles of the S/PDIF stream to provide lock update information to
the PLL. This results in the PLL being immune to data-dependent jitter effects because the S/PDIF preambles do
not vary with the data.
The PLL has the ability to lock onto a wide range of input sample rates with no external component changes. The
nominal center sample rate is the sample rate that the PLL first locks onto upon application of an S/PDIF data
stream.
10.1 External Filter Components
10.1.1 General
Configuration 1
Configuration 2
Configuration 3
The PLL behavior is affected by the external filter component values and the locking mode as configured
by the LOCKM[1:0] bits in register 24h.
values and their associated locking modes.
INPUT
RFILT (kΩ) CFILT (µF) CRIP (pF) LOCKM[1:0]
2.55
2.55
1.37
and Charge Pump
Table 21. External PLL Component Values & Locking Modes
Comparator
Phase
÷
0.047
0.047
0.022
N
Figure 27. PLL Block Diagram
2200
2200
1000
Table 21
CFILT
RFILT
shows the supported configurations of PLL component
00
01
10
CRIP
Used for backward compatibility with Revision C
increased wideband jitter. Use this configuration
Provides improved in-band jitter rejection, with
Provides improved wideband jitter rejection in
Default configuration for Revision D devices.
for best DAC and ADC performance when
clocked from the PLL recovered clock.
Double- and Quad-Speed modes.
VCO
devices.
Notes
RM CK
CS42518
77

Related parts for CS42518-CQZR