CS42518-CQZR Cirrus Logic Inc, CS42518-CQZR Datasheet - Page 74

• Manufacturer Part Number: CS42518-CQZR
• Description: Audio CODECs IC 110dB 192kHz 8Ch Mlt-Ch CODEC
• Manufacturer: Cirrus Logic Inc

Specifications of CS42518-CQZR

• Number Of Adc Inputs: 2
• Number Of Dac Outputs: 8
• Conversion Rate: 192 KSPs
• Interface Type: Serial (I2C, SPI)
• Resolution: 24 bit
• Maximum Operating Temperature: + 70 C
• Mounting Style: SMD/SMT
• Package / Case: LQFP-64
• Minimum Operating Temperature: - 10 C
• Number Of Channels: 2 ADC, 8 DAC
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

74
9. APPENDIX B: S/PDIF RECEIVER
9.1
9.2
Error Reporting and Hold Function
The UNLOCK bit indicates whether the PLL is locked to the incoming S/PDIF data. The V bit reflects the
current validity bit status. The CONF (Confidence) bit indicates the amplitude of the eye pattern opening,
indicating a link that is close to generating errors. The BIP (Bi-Phase) error bit indicates an error in incoming
bi-phase coding. The PAR (Parity) bit indicates a received parity error.
The error bits are “sticky”, meaning they are set on the first occurrence of the associated error and will re-
main set until the user reads the register through the control port. This enables the register to log all un-
masked errors that occurred since the last time the register was read.
The Receiver Errors Mask register (See
of individual errors. The bits in this register serve as masks for the corresponding bits of the Receiver Error
Register. If a mask bit is set to 1, the error is unmasked, which implies the following: its occurrence will be
reported in the receiver error register, invoke the occurrence of a RERR interrupt, and affect the current au-
dio sample according to the status of the HOLD bits. The HOLD bits allow a choice of holding the previous
sample, replacing the current sample with zero (mute), or not changing the current audio sample. If a mask
bit is set to 0, the error is masked, which implies the following: its occurrence will not be reported in the re-
ceiver error register, the RERR interrupt will not be generated, and the current audio sample will not be af-
fected. The QCRC and CCRC errors do not affect the current audio sample, even if unmasked.
Channel Status Data Handling
The setting of the CHS bit in the register
determines whether the channel status decodes are from the A channel (CHS = 0) or B channel (CHS = 1).
The PRO (professional) bit is extracted directly. For consumer data, the COPY (copyright) bit is extracted,
and the category code and L bits are decoded to determine SCMS status, indicated by the ORIG (original)
bit. If the category code is set to General on the incoming S/PDIF stream, copyright will always be indicated
even when the stream indicates no copyright. Finally, the AUDIO bit is extracted and used to set an AUDIO
indicator, as described in section 4.4.5, Non-Audio Auto-Detection.
If 50/15 µs pre-emphasis is detected, and the Receiver Auto De-emphasis control is enabled, then de-em-
phasis will automatically be applied to the incoming digital PCM data. See
on page 48
The encoded channel status bits which indicate sample word length are decoded according to IEC 60958.
Audio data routed to the Serial Audio Interface port is unaffected by the word length settings; all 24 bits are
passed on as received.
The CS42518 also contains sufficient RAM to store a full block of C data for both A and B channels
(192 x 2 = 384 bits), and also 384 bits of User (U data) information. The user may read from these buffer
RAMs through the control port.
The buffering scheme involves two block-sized buffers, named D and E, as shown in Figure 26. The MSB
of each byte represents the first bit in the serial C data stream. For example, the MSB of byte 0 (which is at
control port address 4Ah) is the consumer/professional bit for channel status block A.
The first buffer (D) accepts incoming C data from the S/PDIF receiver. The 2nd buffer (E) accepts entire
blocks of data from the D buffer. The E buffer is also accessible from the control port, allowing reading of
the C data.
for more details.
“Receiver Errors Mask (address 27h)” on page
“Channel Status Data Buffer Control (address 24h)” on page 65
“Functional Mode (address 03h)”
68) allows masking
CS42518
DS584F1