CS42518-CQZR Cirrus Logic Inc, CS42518-CQZR Datasheet - Page 53

• Manufacturer Part Number: CS42518-CQZR
• Description: Audio CODECs IC 110dB 192kHz 8Ch Mlt-Ch CODEC
• Manufacturer: Cirrus Logic Inc

Specifications of CS42518-CQZR

• Number Of Adc Inputs: 2
• Number Of Dac Outputs: 8
• Conversion Rate: 192 KSPs
• Interface Type: Serial (I2C, SPI)
• Resolution: 24 bit
• Maximum Operating Temperature: + 70 C
• Mounting Style: SMD/SMT
• Package / Case: LQFP-64
• Minimum Operating Temperature: - 10 C
• Number Of Channels: 2 ADC, 8 DAC
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

DS584F1
6.7
6.7.1
6.7.2
6.7.3
6.7.4
RMCK_DIV1
7
Clock Control (address 06h)
RMCK DIVIDE (RMCK_DIVX)
OMCK FREQUENCY (OMCK FREQX)
PLL LOCK TO LRCK (PLL_LRCK)
MASTER CLOCK SOURCE SELECT (SW_CTRLX)
Default = 00
Function:
Default = 00
Function:
Default = 0
0 - Disabled
1 - Enabled
Function:
Default = 00
Function:
When enabled, the internal PLL of the CS42518 will lock to the SAI_LRCK of the SAI serial port.
Divides/multiplies the internal MCLK, either from the PLL or OMCK, by the selected factor.
Sets the appropriate frequency for the supplied OMCK.
These two bits, along with the UNLOCK bit in register
on page
are set to '00'b, selecting the output of the PLL as the internal clock source, and the PLL becomes
unlocked, RMCK will equal OMCK, but all internal and serial port timings are not valid.
When the FRC_PLL_LK bit is set to ‘1’b, the SW_CTRLX bits must be set to ‘00’b. If the PLL becomes
RMCK_DIV0
OMCK Freq1 OMCK Freq0
6
63, determine the master clock source for the CS42518. When SW_CTRL1 and SW_CTRL0
0
0
1
1
OMCK Freq1
RMCK_DIV1 RMCK_DIV0
5
0
0
1
1
Table 11. OMCK Frequency Settings
0
1
0
1
Table 10. RMCK Divider Settings
OMCK Freq0
11.2896 MHz or 12.2880 MHz
16.9344 MHz or 18.4320 MHz
22.5792 MHz or 24.5760 MHz
Reserved
4
0
1
0
1
PLL_LRCK
Multiply by 2
Description
Divide by 1
Divide by 2
Divide by 4
3
Description
“Interrupt Status (address 20h) (Read Only)”
SW_CTRL1
2
SW_CTRL0
1
FRC_PLL_LK
CS42518
0
53