HUF76633P3 Fairchild Semiconductor, HUF76633P3 Datasheet - Page 8

• Manufacturer Part Number: HUF76633P3
• Description: MOSFET N-CH 100V 38A TO-220AB
• Manufacturer: Fairchild Semiconductor
• Series: UltraFET™r

Specifications of HUF76633P3

• Fet Type: MOSFET N-Channel, Metal Oxide
• Fet Feature: Logic Level Gate
• Rds On (max) @ Id, Vgs: 35 mOhm @ 39A, 10V
• Drain To Source Voltage (vdss): 100V
• Current - Continuous Drain (id) @ 25° C: 38A
• Vgs(th) (max) @ Id: 3V @ 250µA
• Gate Charge (qg) @ Vgs: 67nC @ 10V
• Input Capacitance (ciss) @ Vds: 1820pF @ 25V
• Power - Max: 145W
• Mounting Type: Through Hole
• Package / Case: TO-220-3 (Straight Leads)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

SABER Electrical Model
REV 10 September 1999
template huf76633 n2,n1,n3
electrical n2,n1,n3
{
var i iscl
d..model dbodymod = (is = 1.96e-12, cjo = 1.53e-9, tt = 7.41e-8, m = 0.50)
d..model dbreakmod = ()
d..model dplcapmod = (cjo = 1.97e-9, is = 1e-30, m = 0.87 )
m..model mmedmod = (type=_n, vto = 1.73, kp = 2.8, is = 1e-30, tox = 1)
m..model mstrongmod = (type=_n, vto = 2.04, kp = 80, is = 1e-30, tox = 1)
m..model mweakmod = (type=_n, vto = 1.50, kp = 0.1, is = 1e-30, tox = 1)
sw_vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = -6.00, voff = -1.50)
sw_vcsp..model s1bmod = (ron =1e-5, roff = 0.1, von = -1.50, voff = -6.00)
sw_vcsp..model s2amod = (ron = 1e-5, roff = 0.1, von = -0.50, voff = 0.0)
sw_vcsp..model s2bmod = (ron = 1e-5, roff = 0.1, von = 0.0, voff = -0.50)
c.ca n12 n8 = 3.50e-9
c.cb n15 n14 = 3.50e-9
c.cin n6 n8 = 1.70e-9
d.dbody n7 n71 = model=dbodymod
d.dbreak n72 n11 = model=dbreakmod
d.dplcap n10 n5 = model=dplcapmod
i.it n8 n17 = 1
l.ldrain n2 n5 = 1e-9
l.lgate n1 n9 = 5.17e-9
l.lsource n3 n7 = 2.13e-9
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
res.rbreak n17 n18 = 1, tc1 = 9.74e-4, tc2 = -3.71e-7
res.rdbody n71 n5 = 3.87e-3, tc1 = 9.93e-4, tc2 = 4.97e-6
res.rdbreak n72 n5 = 3.12e-1, tc1 = 1.07e-3, tc2 = 0
res.rdrain n50 n16 = 20.40e-3, tc1 = 9.71e-3, tc2 = 2.90e-5
res.rgate n9 n20 = 2.15
res.rldrain n2 n5 = 10
res.rlgate n1 n9 = 51.7
res.rlsource n3 n7 = 21.3
res.rslc1 n5 n51 = 1e-6, tc1 = 2.17e-3, tc2 = 1.27e-6
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 4.85e-3, tc1 = 1.00e-3, tc2 = 0
res.rvtemp n18 n19 = 1, tc1 = -1.52e-3, tc2 = 1.21e-7
res.rvthres n22 n8 = 1, tc1 = -2.08e-3, tc2 = -6.82e-6
spe.ebreak n11 n7 n17 n18 = 120.7
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
spe.evthres n6 n21 n19 n8 = 1
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
i (n51->n50) +=iscl
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/79))** 3.5))
}
}
©2001 Fairchild Semiconductor Corporation
GATE
1
RLGATE
LGATE
9
RGATE
CA
12
20
EVTEMP
+
S1A
S1B
ESG
18
22
EGS
13
8
+
-
-
13
6
8
10
+
+
-
-
14
13
6
8
6
RSLC2
S2A
S2B
DPLCAP
EVTHRES
+
EDS
19
8
15
CB
CIN
-
+
-
5
8
5
MSTRO
14
51
21
RDRAIN
RSLC1
50
ISCL
16
8
MMED
8
RDBREAK
DBREAK
IT
RSOURCE
MWEAK
17
EBREAK
RVTHRES
RBREAK
72
11
+
-
17
18
HUF76633P3, HUF76633S3S Rev. B
7
+
-
18
22
RVTEMP
19
71
RLSOURCE
RLDRAIN
LSOURCE
VBAT
RDBODY
DBODY
LDRAIN
SOURCE
DRAIN
2
3