SPC5200CBV400B Freescale Semiconductor, SPC5200CBV400B Datasheet - Page 19

IC MPU 32BIT 500MHZ 272PBGA

SPC5200CBV400B

Manufacturer Part Number
SPC5200CBV400B
Description
IC MPU 32BIT 500MHZ 272PBGA
Manufacturer
Freescale Semiconductor
Series
MPC603er
Datasheet

Specifications of SPC5200CBV400B

Processor Type
MPC52xx PowerPC 32-Bit
Speed
400MHz
Voltage
1.5V
Mounting Type
Surface Mount
Package / Case
272-PBGA
Core Size
32 Bit
Program Memory Size
32KB
Cpu Speed
400MHz
Embedded Interface Type
I2C, SPI, USB
Digital Ic Case Style
BGA
No. Of Pins
272
Rohs Compliant
No
Family Name
MPC52xx
Device Core
PowerPC
Device Core Size
32b
Frequency (max)
400MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
1.5V
Operating Supply Voltage (max)
1.58V
Operating Supply Voltage (min)
1.42V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
272
Package Type
BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SPC5200CBV400B
Manufacturer:
TOSHIBA
Quantity:
59
Part Number:
SPC5200CBV400B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
SPC5200CBV400B
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
SPC5200CBV400B
0
Part Number:
SPC5200CBV400BR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
1.3.6.3
The SDRAM Memory Controller uses a 1/4 period delayed MDQS strobe to capture the MDQ data. The 1/4 period delay value
is calculated automatically by hardware.
Freescale Semiconductor
data
t
data
mem_clk
MBA (Bank Selects)
Sym
t
t
valid
hold
DQM (Data Mask)
setup
hold
Control Signals
MA (Address)
NOTE: Control Signals are composed of RAS, CAS, MEM_WE, MEM_CS, MEM_CS1 and CLK_EN
MDQ (Data)
MEM_CLK
Memory Interface Timing-DDR SDRAM Read Command
valid after rising edge of MEM_CLK
hold after rising edge of MEM_CLK
Control Signals, Address and MBA
Control Signals, Address and MBA
Setup time relative to MDQS
Hold time relative to MDQS
Figure 6. Timing Diagram—Standard SDRAM Memory Write Timing
MEM_CLK period
Description
t
t
t
valid
valid
valid
Table 20. DDR SDRAM Memory Read Timing
Active
Row
t
t
t
data
hold
hold
hold
DM
valid
MPC5200B Data Sheet, Rev. 4
valid
NOP
WRITE
Column
t
mem_clk
Min
7.5
2.6
DM
data
× 0.5
NOP
hold
hold
NOP
t
mem_clk
NOP
Max
0.4
× 0.5 + 0.4
NOP
Units
ns
ns
ns
ns
ns
NOP
SpecID
A5.16
A5.17
A5.18
A5.19
A5.15
19

Related parts for SPC5200CBV400B