M29W320DT70N6 STMicroelectronics, M29W320DT70N6 Datasheet - Page 20

Flash 4Mx8 or 2Mx16 70ns

M29W320DT70N6

Manufacturer Part Number
M29W320DT70N6
Description
Flash 4Mx8 or 2Mx16 70ns
Manufacturer
STMicroelectronics
Datasheet

Specifications of M29W320DT70N6

Data Bus Width
8 bit, 16 bit
Memory Type
NOR Flash
Memory Size
32 Mbit
Architecture
Sectored
Interface Type
CFI
Access Time
70 ns
Supply Voltage (max)
3.6 V
Supply Voltage (min)
2.7 V
Maximum Operating Current
10 mA
Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
TSOP-1-48
Organization
4 MB x 8
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M29W320DT70N6
Manufacturer:
ST
Quantity:
3 000
Part Number:
M29W320DT70N6
Manufacturer:
ST
Quantity:
3 000
Part Number:
M29W320DT70N6
Manufacturer:
ST
0
Part Number:
M29W320DT70N6
Manufacturer:
ST
Quantity:
20 000
Part Number:
M29W320DT70N6
Manufacturer:
ST
Quantity:
12 103
Company:
Part Number:
M29W320DT70N6
Quantity:
1 800
Part Number:
M29W320DT70N6E
Manufacturer:
ST
Quantity:
1 500
Part Number:
M29W320DT70N6E
Manufacturer:
ST
Quantity:
3 198
Part Number:
M29W320DT70N6E
Manufacturer:
ST
Quantity:
3 198
Part Number:
M29W320DT70N6E
Manufacturer:
ST
0
Part Number:
M29W320DT70N6E
Manufacturer:
MICRON/ST
Quantity:
20 000
Part Number:
M29W320DT70N6F
Manufacturer:
ST
0
Part Number:
M29W320DT70N6H
Manufacturer:
ST
0
Part Number:
M29W320DT70N6L
Manufacturer:
ST
0
M29W320DT, M29W320DB
Table 5. Program, Erase Times and Program, Erase Endurance Cycles
Note: 1. Typical values measured at room temperature and nominal voltages.
STATUS REGISTER
Bus Read operations from any address always
read the Status Register during Program and
Erase operations. It is also read during Erase Sus-
pend when an address within a block being erased
is accessed.
The bits in the Status Register are summarized in
Table 6., Status Register Bits.
Data Polling Bit (DQ7). The Data Polling Bit can
be used to identify whether the Program/Erase
Controller has successfully completed its opera-
tion or if it has responded to an Erase Suspend.
The Data Polling Bit is output on DQ7 when the
Status Register is read.
During Program operations the Data Polling Bit
outputs the complement of the bit being pro-
grammed to DQ7. After successful completion of
the Program operation the memory returns to
Read mode and Bus Read operations from the ad-
dress just programmed output DQ7, not its com-
plement.
During Erase operations the Data Polling Bit out-
puts ’0’, the complement of the erased state of
DQ7. After successful completion of the Erase op-
eration the memory returns to Read Mode.
In Erase Suspend mode the Data Polling Bit will
output a ’1’ during a Bus Read operation within a
block being erased. The Data Polling Bit will
change from a ’0’ to a ’1’ when the Program/Erase
Controller has suspended the Erase operation.
Figure Figure 9., Data Polling Flowchart, gives an
example of how to use the Data Polling Bit. A Valid
20/46
Chip Erase
Block Erase (64 KBytes)
Erase Suspend Latency Time
Program (Byte or Word)
Accelerated Program (Byte or Word)
Chip Program (Byte by Byte)
Chip Program (Word by Word)
Program/Erase Cycles (per Block)
Data Retention
2. Sampled, but not 100% tested.
3. Maximum value measured at worst case conditions for both temperature and V
4. Maximum value measured at worst case conditions for both temperature and V
Parameter
Address is the address being programmed or an
address within the block being erased.
Toggle Bit (DQ6). The Toggle Bit can be used to
identify whether the Program/Erase Controller has
successfully completed its operation or if it has re-
sponded to an Erase Suspend. The Toggle Bit is
output on DQ6 when the Status Register is read.
During Program and Erase operations the Toggle
Bit changes from ’0’ to ’1’ to ’0’, etc., with succes-
sive Bus Read operations at any address. After
successful completion of the operation the memo-
ry returns to Read mode.
During Erase Suspend mode the Toggle Bit will
output when addressing a cell within a block being
erased. The Toggle Bit will stop toggling when the
Program/Erase Controller has suspended the
Erase operation.
If any attempt is made to erase a protected block,
the operation is aborted, no error is signalled and
DQ6 toggles for approximately 100µs. If any at-
tempt is made to program a protected block or a
suspended block, the operation is aborted, no er-
ror is signalled and DQ6 toggles for approximately
1µs.
Figure Figure 10., Data Toggle Flowchart, gives
an example of how to use the Data Toggle Bit.
Error Bit (DQ5). The Error Bit can be used to
identify errors detected by the Program/Erase
Controller. The Error Bit is set to ’1’ when a Pro-
gram, Block Erase or Chip Erase operation fails to
write the correct data to the memory. If the Error
Bit is set a Read/Reset command must be issued
100,000
Min
20
CC
CC
.
after 100,00 program/erase cycles.
Typ
0.8
40
15
10
40
20
8
(1, 2)
Max
200
200
150
200
100
25
6
(4)
(4)
(3)
(3)
(3)
(3)
(3)
(2)
cycles
years
Unit
µs
µs
µs
s
s
s
s

Related parts for M29W320DT70N6