XC2VPX70 Xilinx, XC2VPX70 Datasheet - Page 21

no-image

XC2VPX70

Manufacturer Part Number
XC2VPX70
Description
(XC2VPxxx) Platform Flash In-System Programmable Configuration PROMS
Manufacturer
Xilinx
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2VPX70-5FF1704C
Manufacturer:
XILINX
0
Part Number:
XC2VPX70-5FF1704I
Manufacturer:
XILINX
0
Part Number:
XC2VPX70-5FFG1704C
Manufacturer:
XILINX
0
Part Number:
XC2VPX70-5FFG1704I
Manufacturer:
XILINX
0
Part Number:
XC2VPX70-6FF1704
Manufacturer:
XILINX
0
Part Number:
XC2VPX70-6FF1704C
Manufacturer:
XILINX
Quantity:
173
Part Number:
XC2VPX70-6FF1704C
Manufacturer:
XILINX
Quantity:
3
DS123 (v2.9) May 09, 2006
TDI
TMS
TCK
TDO
Revision
V
Design
Control
Logic
CCJ
V
CCO
V
CCINT
R
Figure 13: Configuring Multiple Devices with Design Revisioning in Slave SelectMAP Mode
XCFxxP
Platform Flash
PROM
Cascaded
PROM
(PROM 1)
Notes:
1. For Mode pin connections and DONE pin pull-up value, refer to the appropriate FPGA data sheet.
2. For compatible voltages, refer to the appropriate data sheet.
3. RDWR_B (or WRITE) must be either driven Low or pulled down exernally. One option is shown.
4. The BUSY pin is only available with the XCFxxP Platform Flash PROM, and the connection is only required for high
5. In Slave SelectMAP mode, the configuration interface can be clocked by an external oscillator, or optionally the
6 For the XCFxxP the CF pin is a bidirectional pin. For the XCFxxP, if CF is not connected to PROGB, then it must be
V
V
V
TDI
TMS
TCK
EN_EXT_SEL
REV_SEL[1:0]
GND
CCINT
CCO
CCJ
frequency SelectMAP mode configuration. For BUSY pin requirements, refer to the appropriate FPGA data sheet.
CLKOUT signal can be used to drive the FPGA's configuration clock (CCLK). If the XCFxxP PROM's CLKOUT signal is
used, then it must be tied to a 4.7KΩ resistor pulled up to V
tied to V
External
Oscillator
(2)
(2)
EN_EXT_SEL
REV_SEL[1:0]
CF
DONE
PROG_B
CS_B[1:0]
OE/RESET
CCO
(5)
BUSY
CLK
D[0:7]
CF
CEO
via a 4.7 kΩ pull-up resistor
TDO
CE
(5)
(6)
(4)
V
CCJ
V
CCO
V
CCINT
XCFxxP
Platform Flash
PROM
First
PROM
(PROM 0)
VCCINT
V
V
TDI
TMS
TCK
EN_EXT_SEL
REV_SEL[1:0]
GND
CCO
CCJ
(2)
(2)
OE/RESET
BUSY
CLK
D[0:7]
CCO
CF
CEO
TDO
CE
(5)
(6)
(4)
.
www.xilinx.com
Platform Flash In-System Programmable Configuration PROMS
V
CCO
(2)
(1)
D[0:7]
CCLK
DONE
INIT_B
PROG_B
BUSY
TDI
TMS
TCK
Xilinx FPGA
Slave SelectMAP
GND
(4)
MODE PINS
RDWR_B
CS_B
TDO
(1)
I/O
(3)
D[0:7]
CCLK
DONE
INIT_B
PROG_B
BUSY
TDI
TMS
TCK
Xilinx FPGA
Slave SelectMAP
GND
(4)
MODE PINS
RDWR_B
CS_B
TDO
(1)
ds123_18_122105
I/O
21
(3)

Related parts for XC2VPX70