MAS3507D Micronas Intermetall, MAS3507D Datasheet - Page 13

no-image

MAS3507D

Manufacturer Part Number
MAS3507D
Description
Mpeg 1/2 Layer 2/3 Audio Decoder
Manufacturer
Micronas Intermetall
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MAS3507D
Manufacturer:
MICRONAS
Quantity:
20 000
Part Number:
MAS3507D F10
Manufacturer:
MICRONAS
Quantity:
650
Part Number:
MAS3507D F10
Manufacturer:
MICRONAS
Quantity:
20 000
Part Number:
MAS3507D-BF-F10
Manufacturer:
LITTLEFUSE
Quantity:
34 000
Part Number:
MAS3507D-F10
Manufacturer:
BOTHHAND
Quantity:
1 952
Part Number:
MAS3507D-QG-G12
Manufacturer:
MICREL
Quantity:
560
Part Number:
MAS3507DF
Manufacturer:
IDT
Quantity:
6 218
Part Number:
MAS3507DF10
Manufacturer:
ALTERA
0
Part Number:
MAS3507DF10
Manufacturer:
MICRONAS
Quantity:
20 000
PRELIMINARY DATA SHEET
2.7.3.3. DMA Handshake Protocol
The data transfer can be started after the EOD pin of
the MAS 3507D is set to “high”. After verifying this, the
controller signalizes the sending of data by activating
the PR line. The MAS 3507D responds by setting the
RTR line to the “low” level. The MAS 3507D reads the
data PI[19:12] t
next data word write operation will again be initialized
by setting the PR line via the controller. Please refer to
Figure 2–5 and Table 2–6 for the exact timing
2.7.3.4. End of DMA Transfer
The above procedure will be repeated until the
MAS 3507D sets the EOD signal to “0”, which indi-
cates that the transfer of one data block has been exe-
cuted. Subsequently, the controller should set PR to
“0”, wait until EOD rises again, and then repeat the
procedure (see Section 2.7.3.3. ) to send the next
block of data. The DMA buffer is 15 bytes long.
The recommended PIO-DMA conditions and the char-
acteristics of the PIO timing are given in Table 2–6
2.7.4. Audio Output Interface (SDO)
The audio output interface of the MAS 3507D is a
standard I
two standard interfaces (16 bit with delay or 32 bit with-
out delay and inverted SOI) via start-up configuration.
These setup modes meet the performance of the most
common DACs. It is also possible to select other inter-
face modes via I
.
SOC
SOD
SOI
Fig. 2–6: Schematic timing of the SDO interface in 16 bit/sample mode
Micronas
V
V
V
V
h
l
V
V
h
l
h
l
2
S interface. It is possible to choose between
pd
2
15 14
C commands (see Section 2.7.4.3.).
ns after rising edge of the PR. The
13 12 11 10 9 8
left 16-bit audio sample
7 6 5 4 3 2 1 0
Table 2–6: PIO DMA Timing
2.7.4.1. Mode 1: 16 Bits/Sample
A schematic timing diagram of the SDO interface in
16 bit/sample mode is shown in Fig. 2–6.
15 14 13 12 11 10 9 8
Symbol
t
t
t
t
t
t
t
t
t
t
st
r
pd
set
h
rtrq
pr
rpr
eod
eodq
right 16-bit audio sample
(I
2
S Compatible Data Format)
PIO Pin
PR, EOD
PR, RTR
PR,
PI[19:12]
PI[19:12]
PI[19:12]
RTR
PR
PR, RTR
PR, EOD
EOD
7 6 5 4 3 2 1 0
Min.
0.010
120
160
160
200
120
40
40
40
0
MAS 3507D
Max.
no limit
no limit
no limit
no limit
30000
2000
160
480
160
500
Unit
ns
ns
ns
ns
ns
ns
ns
ns
s
s
13

Related parts for MAS3507D