CS8952T-CQ Cirrus Logic, CS8952T-CQ Datasheet - Page 34

no-image

CS8952T-CQ

Manufacturer Part Number
CS8952T-CQ
Description
100BASE E-X AND 10BASE-T TRANSCEIVER
Manufacturer
Cirrus Logic
Datasheet
Basic Mode Status Register - Address 01h (Cont.)
34
3
2
1
0
BIT
Auto-Neg Ability
Link Status
Jabber Detect
Extended Capability Read Only
NAME
Read Only
Read Only
Read Only
CIRRUS LOGIC ADVANCED PRODUCT DATABOOK
TYPE
1
0
0
1
RESET
CrystalLAN™ 100BASE-X and 10BASE-T Transceiver
This bit indicates that the CS8952T has auto-negotia-
tion capability. It will always read back a value of 1.
When set, this bit indicates that a valid link has been
established. Upon a link failure, this bit is cleared and
latched. It will remain cleared until this register is
read.
In 10BASE-T mode, if the last transmission is longer
than 105 ms, then the packet output is terminated by
the jabber logic and this bit is set. If JabberiE (Inter-
rupt Mask Register (address 10h), bit 3) is set, an MII
Interrupt will be generated.
This bit is implemented with a latching function so
that the occurrence of a jabber condition causes it to
become set until it is cleared by a read to this register,
a read to the Interrupt Status Register (address 11h),
or a reset.
No jabber detect function has been defined for
100BASE-TX.
This bit indicates that an extended register set may
be accessed (registers beyond address 01h). This bit
always reads back a value of 1.
DESCRIPTION
DS206TPP2
CS8952T

Related parts for CS8952T-CQ