mc68ec060 Freescale Semiconductor, Inc, mc68ec060 Datasheet - Page 50

• Manufacturer Part Number: mc68ec060
• Description: Mc68060 Superscalar 68k Microprocessor Including The Lc060 And Ec060
• Manufacturer: Freescale Semiconductor, Inc

Signal Description
nals are examined to determine whether the processor should invalidate matching cache
entries to maintain cache coherency.
2.1.2 Cycle Long-Word Address (CLA)
This active-low input signal controls the operation of A3 and A2 during bus cycles. Following
each clock-enabled clock edge in which CLA is asserted, the long-word address for each of
the four transfers encoded on A3 and A2 will increment in a circular wraparound fashion. If
CLA is negated during a clock-enabled clock edge, the values on A3 and A2 will not change.
It is not necessary to synchronize CLA with TA.
2.2 DATA BUS (D31–D0)
These three-state bidirectional signals provide the general-purpose data path between the
MC68060 and all other devices. The data bus can transfer 8, 16, or 32 bits of data per bus
transfer. During a burst bus cycle, the 128 bits of line information are transferred using four
32-bit transfers.
2.3 TRANSFER ATTRIBUTE SIGNALS
The following paragraphs describe the transfer attribute signals, which provide additional
information about the bus transfer cycle. Refer to Section 7 Bus Operation for detailed
information about the relationship of the transfer attribute signals to bus operation.
2.3.1 Transfer Cycle Type (TT1, TT0)
The processor drives these three-state signals to indicate the type of access for the current
bus cycle. During bus cycle transfers by an alternate bus master when the processor is
allowed to snoop bus transactions, TT1 is sampled. Only normal and MOVE16 accesses
can be snooped. Table 2-2 lists the definition of the TTx encoding. The acknowledge access
(TT1 = 1 and TT0 = 1) is used for interrupt acknowledge, breakpoint acknowledge, and low-
power stop broadcast bus cycles.
2.3.2 Transfer Cycle Modifier (TM2–TM0)
These three-state outputs provide supplemental information for each transfer cycle type.
Table 2-3 lists the encoding for normal (TTx = 00) and MOVE16 (TTx = 01) transfers, and
Table 2-4 lists the encoding for alternate access transfers (TTx = 10). For interrupt acknowl-
edge transfers, the TMx signals carry the interrupt level being acknowledged. For breakpoint
2-4
TT1
0
0
1
1
Table 2-2. Transfer-Type Encoding
TT0
0
1
0
1
M68060 USER’S MANUAL
Normal Access
MOVE16 Access
Alternate Logical Function Code Access, De-
bug Access
Acknowledge Access, Low-Power Stop
Broadcast
Transfer Type
MOTOROLA