peb20534 Infineon Technologies Corporation, peb20534 Datasheet - Page 332

no-image

peb20534

Manufacturer Part Number
peb20534
Description
Dma Supported Serial Communication Controller With 4 Channels
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb20534H-10-V2.1
Manufacturer:
INF
Quantity:
5 510
Part Number:
peb20534H-10-V2.1
Manufacturer:
PHILIPS
Quantity:
5 510
Part Number:
peb20534H-10V2.1
Manufacturer:
MICRON
Quantity:
78
Part Number:
peb20534H-52V2.0
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb20534H-52V2.0
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb20534H10-V21
Manufacturer:
Infineon Technologies
Quantity:
10 000
Part Number:
peb20534H52-V2.1
Manufacturer:
Infineon Technologies
Quantity:
10 000
Data Sheet
XON
XOFF
XON Character
This bit field specifies the XON character for in-band flow control in
ASYNC protocol mode. The number of significant bits starting with the
LSB depends on the character length (5..8 bits) selected via bit field
’CHL’ in register CCR2.
A received character is recognized as a valid XON-character, if
• the character was correctly framed (character length as programmed
• each bit position of the received character which is not masked via bit
Received characters recognized as ’XON’ character are always stored
in the receive FIFO as normal receive data, but generate an appropriate
XON interrupt if enabled and switch the transmitter into ’XON’ state if in-
band flow control is enabled via bit ’FLON’ in register CCR2.
XOFF Character
This bit field specifies the XOFF character for in-band flow control in
ASYNC protocol mode. The number of significant bits starting with the
LSB depends on the character length (5..8 bits) selected via bit field
’CHL’ in register CCR2.
A received character is recognized as a valid XOFF-character, if
• the character was correctly framed (character length as programmed
• each bit position of the received character which is not masked via bit
Received characters recognized as ’XOFF’ character are always stored
in the receive FIFO as normal receive data, but generate an appropriate
XOFF interrupt if enabled and switch the transmitter into ’XOFF’ state if
in-band flow control is enabled via bit ’FLON’ in register CCR2.
and correct parity if checking is enabled)
field ’MXON’ matches with the corresponding bit in bit field ’XON’.
and correct parity if checking is enabled)
field ’MXOFF’ matches with the corresponding bit in bit field ’XOFF’.
332
Detailed Register Description
(async mode)
(async mode)
PEB 20534
PEF 20534
2000-05-30

Related parts for peb20534