ADSP-TS202S_06 AD [Analog Devices], ADSP-TS202S_06 Datasheet - Page 17

no-image

ADSP-TS202S_06

Manufacturer Part Number
ADSP-TS202S_06
Description
TigerSHARC Embedded Processor
Manufacturer
AD [Analog Devices]
Datasheet
Table 10. Pin Definitions—Flags, Interrupts, and Timer
Table 11. Pin Definitions—Link Ports
Signal
FLAG3–0
IRQ3–0
TMR0E
I = input; A = asynchronous; O = output; OD = open-drain output; T = three-state; P = power supply; G = ground; pd = internal pull-down
5 k
pull-up 500
= internal pull-up 40 k
Term (termination of unused pins) column symbols: epd = external pull-down approximately 5 k
imately 5 k
Signal
LxDATO3–0P
LxDATO3–0N
LxCLKOUTP
LxCLKOUTN
LxACKI
LxBCMPO
LxDATI3–0P
LxDATI3–0N
LxCLKINP
LxCLKINN
LxACKO
LxBCMPI
I = input; A = asynchronous; O = output; OD = open-drain output; T = three-state; P = power supply; G = ground; pd = internal pull-down
5 k
pull-up 500
= internal pull-up 40 k
Page
Term (termination of unused pins) column symbols: epd = external pull-down approximately 5 k
imately 5 k
Ω
Ω
; pu = internal pull-up 5 k
; pu = internal pull-up 5 k
22.
Ω
Ω
Ω
Ω
to V
to V
on DSP ID = 0; pd_m = internal pull-down 5 k
on DSP ID = 0; pd_m = internal pull-down 5 k
DD_IO
DD_IO
, nc = not connected; na = not applicable (always used); V
, nc = not connected; na = not applicable (always used); V
Ω
Ω
. For more pull-down and pull-up information, see
; pd_l = internal pull-down 50 k
Type
I/O/A
(pu)
I/A
(pu)
O
Type
O
O
O
O
I (pd)
O (pu)
I
I
I/A
I/A
O
I (pd_l)
Ω
Ω
; pd_0 = internal pull-down 5 k
; pd_0 = internal pull-down 5 k
Term
nc
nc
na
Term
nc
nc
nc
nc
nc
nc
V
V
V
V
nc
V
DD_IO
DD_IO
DD_IO
DD_IO
SS
Description
FLAG pins. Bidirectional input/output pins can be used as program conditions. Each pin
can be configured individually for input or for output. FLAG3–0 are inputs after power-up
and reset.
Interrupt Request. When asserted, the DSP generates an interrupt. Each of the IRQ3–0 pins
can be independently set for edge-triggered or level-sensitive operation. After reset, these
pins are disabled unless the IRQ3–0 strap option and interrupt vectors are initialized for
booting.
Timer 0 expires. This output pulses whenever timer 0 expires. At reset, this is a strap pin.
For more information, see
Rev. C | Page 17 of 48 | December 2006
Description
Link Ports 3–0 Data 3–0 Transmit LVDS P
Link Ports 3–0 Data 3–0 Transmit LVDS N
Link Ports 3–0 Transmit Clock LVDS P
Link Ports 3–0 Transmit Clock LVDS N
Link Ports 3–0 Receive Acknowledge. Using this signal, the receiver indicates to the
transmitter that it may continue the transmission.
Link Ports 3–0 Block Completion. When the transmission is executed using DMA, this
signal indicates to the receiver that the transmitted block is completed. The pull-up
resistor is present on L0BCMPO only. At reset, the L1BCMPO, L2BCMPO, and L3BCMPO
pins are strap pins. For more information, see
Link Ports 3–0 Data 3–0 Receive LVDS P
Link Ports 3–0 Data 3–0 Receive LVDS N
Link Ports 3–0 Receive Clock LVDS P
Link Ports 3–0 Receive Clock LVDS N
Link Ports 3–0 Transmit Acknowledge. Using this signal, the receiver indicates to the
transmitter that it may continue the transmission.
Link Ports 3–0 Block Completion. When the reception is executed using DMA, this
signal indicates to the receiver that the transmitted block is completed.
Ω
. For more pull-down and pull-up information, see
Ω
Ω
Ω
Ω
on DSP bus master; pu_m = internal pull-up 5 k
on DSP bus master; pu_m = internal pull-up 5 k
on DSP ID = 0; pu_0 = internal pull-up 5 k
on DSP ID = 0; pu_0 = internal pull-up 5 k
Electrical Characteristics on Page
Table 16 on Page
DD_IO
DD_IO
= connect directly to V
= connect directly to V
20.
Ω
Ω
Table 16 on Page
to V
to V
Ω
Ω
on DSP ID = 0; pu_od_0 = internal
on DSP ID = 0; pu_od_0 = internal
SS
SS
DD_IO
DD_IO
; epu = external pull-up approx-
; epu = external pull-up approx-
Electrical Characteristics on
22.
Ω
Ω
; V
; V
on DSP bus master; pu_ad
on DSP bus master; pu_ad
SS
SS
= connect directly to V
= connect directly to V
ADSP-TS202S
20.
SS
SS

Related parts for ADSP-TS202S_06