M58WR064 STMICROELECTRONICS [STMicroelectronics], M58WR064 Datasheet - Page 11

• Manufacturer Part Number: M58WR064
• Description: 64 Mbit 4Mb x 16, Multiple Bank, Burst 1.8V Supply Flash Memory
• Manufacturer: STMICROELECTRONICS [STMicroelectronics]

age). See Figure 9, AC Measurement Load Cir-
cuit. The PCB trace widths should be sufficient
BUS OPERATIONS
There are six standard bus operations that control
the device. These are Bus Read, Bus Write, Ad-
dress Latch, Output Disable, Standby and Reset.
See Table 3, Bus Operations, for a summary.
Typically glitches of less than 5ns on Chip Enable
or Write Enable are ignored by the memory and do
not affect Bus Write operations.
Bus Read. Bus Read operations are used to out-
put the contents of the Memory Array, the Elec-
tronic Signature, the Status Register and the
Common Flash Interface. Both Chip Enable and
Output Enable must be at V
read operation. The Chip Enable input should be
used to enable the device. Output Enable should
be used to gate data onto the output. The data
read depends on the previous command written to
the memory (see Command Interface section).
See Figures 10, 11, 12 and 13 Read AC Wave-
forms, and Tables 20 and 21 Read AC Character-
istics, for details of when the output becomes
valid.
Bus Write. Bus Write operations write Com-
mands to the memory or latch Input Data to be
programmed. A bus write operation is initiated
when Chip Enable and Write Enable are at V
Output Enable at V
Addresses are latched on the rising edge of Write
Enable or Chip Enable, whichever occurs first. The
addresses can also be latched prior to the write
operation by toggling Latch Enable. In this case
Table 3. Bus Operations
Note: 1. X = Don’t care.
Bus Read
Bus Write
Address Latch
Output Disable
Standby
Reset
2. L can be tied to V
3. Depends on G.
4. WAIT signal polarity is configured using the Set Configuration Register command.
Operation
IH
IH
. Commands, Input Data and
if the valid address has been previously latched.
V
V
V
V
V
E
X
IH
IL
IL
IL
IL
IL
in order to perform a
V
V
V
G
X
X
X
IH
IH
IL
IL
V
V
V
V
W
X
X
IH
IH
IH
with
IL
V
V
to carry the required V
currents.
the Latch Enable should be tied to V
bus write operation.
See Figures 15 and 16, Write AC Waveforms, and
Tables 22 and 23, Write AC Characteristics, for
details of the timing requirements.
Address Latch. Address latch operations input
valid addresses. Both Chip enable and Latch En-
able must be at V
tions. The addresses are latched on the rising
edge of Latch Enable.
Output Disable. The outputs are high imped-
ance when the Output Enable is at V
Standby. Standby disables most of the internal
circuitry allowing a substantial reduction of the cur-
rent consumption. The memory is in stand-by
when Chip Enable and Reset are at V
er consumption is reduced to the stand-by level
and the outputs are set to high impedance, inde-
pendently from the Output Enable or Write Enable
inputs. If Chip Enable switches to V
gram or erase operation, the device enters Stand-
by mode when finished.
Reset. During Reset mode the memory is dese-
lected and the outputs are high impedance. The
memory is in Reset mode when Reset is at V
The power consumption is reduced to the Standby
level, independently from the Chip Enable, Output
Enable or Write Enable inputs. If Reset is pulled to
V
aborted and the memory content is no longer valid.
V
IL
IL
L
X
X
X
SS
IL
(2)
(2)
during a Program or Erase, this operation is
V
V
V
V
V
RP
V
IH
IH
IH
IH
IH
IL
M58WR064ET, M58WR064EB
IL
WAIT
Hi-Z
Hi-Z
during address latch opera-
(4)
PP
program and erase
Data Output or Hi-Z
Data Output
DQ15-DQ0
Data Input
IH
IH
Hi-Z
Hi-Z
Hi-Z
IH
during a pro-
IH
.
. The pow-
during the
11/82
(3)
IL
.