AX88772 ASIX [ASIX Electronics Corporation], AX88772 Datasheet - Page 13

no-image

AX88772

Manufacturer Part Number
AX88772
Description
USB to 10/100 Fast Ethernet/HomePNA Controller
Manufacturer
ASIX [ASIX Electronics Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AX88772
Manufacturer:
ASIX
Quantity:
8
Part Number:
AX88772-LF
Manufacturer:
ASIX
Quantity:
20 000
Part Number:
AX88772ALF
Manufacturer:
TOREX
Quantity:
34 000
Part Number:
AX88772ALF
Manufacturer:
ASIX
Quantity:
20 000
Part Number:
AX88772BLF
Manufacturer:
ASIX
Quantity:
10 440
Part Number:
AX88772BLF
Manufacturer:
ASIX
Quantity:
1 000
Part Number:
AX88772BLF
Manufacturer:
ASIX
Quantity:
1 000
Part Number:
AX88772BLF
Manufacturer:
ASIX
Quantity:
20 000
Company:
Part Number:
AX88772BLF
Quantity:
2 500
Part Number:
AX88772BLI
Manufacturer:
AD
Quantity:
2 144
Part Number:
AX88772BLI
Quantity:
2 098
Part Number:
AX88772CLF
Manufacturer:
ASIX
Quantity:
20 000
Company:
Part Number:
AX88772CLF
Quantity:
15 000
Part Number:
AX88772LF
Manufacturer:
ASIX
Quantity:
12 000
Company:
Part Number:
AX88772LF
Quantity:
360
4.1 Detailed Description
The following sections provide detailed description for some of the field in serial EEPROM memory map, for other fields
not covered here, please refer to AX88772L application note for more details.
4.1.1 Word Count for Preload (00h)
The number of words to be preloaded by the EEPROM loader = 15h.
4.1.2 Flag (01h)
4.1.3 Node ID (04~06h)
The Node ID 0 to 5 bytes represent the MAC address of the device, for example, if MAC address = 01-23-45-67-89-ABh,
then Node ID 0 = 01, Node ID 1 = 23, Node ID 2 = 45, Node ID 3 = 67, Node ID 4 = 89, and Node ID 5 = AB.
RWU: Remote Wakeup support.
SP: Self-Power (for USB GetStatus)
DCK: Disable Chirp K.
SCPR: Software Control PHY Reset.
RDCE: RX Drop CRC Enable.
TACE: TX Append CRC Enable.
CEM: Capture Effective Mode.
TDPE: Test Debug Port Enable.
Bit 1, 10~15: Reserved.
TACE
1: Self power.
0: Bus power.
1: The PRL and PRTE bits of Software Reset Register control the PHYRST_N output level.
0: The USB reset on USB bus and PRTE bit of Software Reset Register control the PHYRST_N output level.
1: CRC byte is dropped on received MAC frame forwarding to host.
0: CRC byte is not dropped.
1: CRC byte is generated and appended by the ASIC for every transmitted MAC frame.
0: CRC byte is not appended.
1: Capture effective mode enable.
0: Disabled.
1: Enable test debug port for chip debug purpose.
0: Disable test debug port and the chip operate in normal function mode
Bit 15
1: Indicate that this device supports Remote Wakeup.
0: Not support.
1: Disabled.
0: Enable.
Bit 7
RDCE
Bit 14
Bit 6
Bit 13
SCPR
Bit 5
Reserved
USB to 10/100 Fast Ethernet/HomePNA Controller
Bit 12
DCK
Bit 4
Bit 11
Bit 3
1
13
Bit 10
RWU
Bit 2
ASIX ELECTRONICS CORPORATION
Reserved
TDPE
Bit 9
Bit 1
CEM
Bit 8
Bit 0
SP
AX88772

Related parts for AX88772