AX88772 ASIX [ASIX Electronics Corporation], AX88772 Datasheet - Page 14

no-image

AX88772

Manufacturer Part Number
AX88772
Description
USB to 10/100 Fast Ethernet/HomePNA Controller
Manufacturer
ASIX [ASIX Electronics Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AX88772
Manufacturer:
ASIX
Quantity:
8
Part Number:
AX88772-LF
Manufacturer:
ASIX
Quantity:
20 000
Part Number:
AX88772ALF
Manufacturer:
TOREX
Quantity:
34 000
Part Number:
AX88772ALF
Manufacturer:
ASIX
Quantity:
20 000
Part Number:
AX88772BLF
Manufacturer:
ASIX
Quantity:
10 440
Part Number:
AX88772BLF
Manufacturer:
ASIX
Quantity:
1 000
Part Number:
AX88772BLF
Manufacturer:
ASIX
Quantity:
1 000
Part Number:
AX88772BLF
Manufacturer:
ASIX
Quantity:
20 000
Company:
Part Number:
AX88772BLF
Quantity:
2 500
Part Number:
AX88772BLI
Manufacturer:
AD
Quantity:
2 144
Part Number:
AX88772BLI
Quantity:
2 098
Part Number:
AX88772CLF
Manufacturer:
ASIX
Quantity:
20 000
Company:
Part Number:
AX88772CLF
Quantity:
15 000
Part Number:
AX88772LF
Manufacturer:
ASIX
Quantity:
12 000
Company:
Part Number:
AX88772LF
Quantity:
360
4.1.4 Phy Register Offset for Interrupt Endpoint (0Fh)
4.1.5 Max Packet Size High/Low Byte (10h)
Fill in this field the maximum RX/TX MAC frame size supported by this ASIC. The number must be even number in
terms of byte and should be less than or equal to 2500 bytes.
4.1.6 Primary/Secondary Phy_Type and Phy_ID (11h)
The 3 bits Phy_Type field for both Primary and Secondary Phy is defined as follows,
Note that the Phy_ID of the embedded 10/100 Ethernet PHY is being assigned to 5’b1_0000.
4.1.7 Pause Frame High Water and Low Water Mark (12H)
When operating in full-duplex mode, correct setting of this field is very important and can affect the overall packet
receive throughput performance in a great deal. The High Water Mark is the threshold to trigger sending of Pause frame
and the Low Water Mark is the threshold to stop sending of Pause frame. Note that each free buffer count here represents
256 bytes of packet storage space in SRAM.
Phy Register Offset 1: Fill in Phy’s Register Offset of Primary Phy here. Upon each Interrupt Endpoint issued, its
Phy Register Offset 2: Fill in Phy’s Register Offset of Primary Phy here. Upon each Interrupt Endpoint issued, its
3’b000: 10/100 Ethernet Phy or 1M HOME Phy.
3’b111: non-supported Phy. For example, the High Byte value of “E0h” means that secondary Phy is not supported.
Bit 15
Bit 7
Reserved
Reserved
Bit 14
Bit 6
register value will be reported in byte# 5 and 6 of Interrupt Endpoint packet.
register value will be reported in byte# 7 and 8 of Interrupt Endpoint packet.
Bit 13
Bit 5
Stop sending Pause frame when free buffer > Low Water Mark
Start sending Pause frame when free buffer < High Water Mark
0
Total free buffer count = 80
USB to 10/100 Fast Ethernet/HomePNA Controller
Bit 12
Bit 4
Bit 11
Bit 3
14
Phy Register Offset 1
Phy Register Offset 2
Bit 10
Bit 2
ASIX ELECTRONICS CORPORATION
Bit 9
Bit 1
Bit 8
Bit 0
AX88772

Related parts for AX88772