S9S12GN16F0CFT Freescale Semiconductor, S9S12GN16F0CFT Datasheet - Page 868

no-image

S9S12GN16F0CFT

Manufacturer Part Number
S9S12GN16F0CFT
Description
16-bit Microcontrollers - MCU 16-bit16k Flash 2k RAM
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12GN16F0CFT

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
25 MHz
Program Memory Size
16 KB
Data Ram Size
1024 B
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 85 C
Package / Case
TSSOP-20
Mounting Style
SMD/SMT
32 KByte Flash Module (S12FTMRG32K1V1)
25.4.6.13 Set Field Margin Level Command
The Set Field Margin Level command, valid in special modes only, causes the Memory Controller to set
the margin level specified for future read operations of the P-Flash or EEPROM block.
Upon clearing CCIF to launch the Set Field Margin Level command, the Memory Controller will set the
field margin level for the targeted block and then set the CCIF flag.
Valid margin level settings for the Set Field Margin Level command are defined in
870
CCOBIX[2:0]
When the EEPROM block is targeted, the EEPROM field margin levels are
applied only to the EEPROM reads. However, when the P-Flash block is
targeted, the P-Flash field margin levels are applied to both P-Flash and
EEPROM reads. It is not possible to apply field margin levels to the P-Flash
block only.
Table 25-57. Set Field Margin Level Command FCCOB Requirements
000
001
1
2
(CCOBIX=001)
Table 25-58. Valid Set Field Margin Level Settings
Read margin to the erased state
Read margin to the programmed state
0x0000
0x0001
0x0002
0x0003
0x0004
CCOB
MC9S12G Family Reference Manual,
0x0E
NOTE
Return to Normal Level
FCCOB Parameters
Field Margin-1 Level
Field Margin-0 Level
User Margin-1 Level
User Margin-0 Level
Margin level setting.
Level Description
Flash block selection code [1:0]
Rev.1.23
Table 25-34
1
2
1
2
Table
. See
Freescale Semiconductor
25-58.

Related parts for S9S12GN16F0CFT